Read Only Memory (ROM)
|
|
- Sharyl Crawford
- 5 years ago
- Views:
Transcription
1 ECE 545 igital System esig with VHL Lecture A igital Logic Reresher Part A Combiatioal Logic Buildig Blocks Cot. Problem 2 What is a size o ROM with a 4-bit address iput ad a 8-bit data output? What is a size o ROM with a m-bit address iput ad a -bit data output? 2 Read Oly Memory (ROM) Implemetig Arbitrary Combiatioal Logic Usig ROM X4 X3 X2 X X Y X5 X4 X3 X2 X Y m AR ROM OUT X AR OUT 5 ROM Y 3 4 Problem 2 Show how to implemet a 33 squarer, implemetig equatio y = 2, usig ROM (diagram + cotets o ROM). Problem 22 Show how to implemet Full Adder usig ROM (diagram + cotets o ROM) 5 6
2 Full-Adder cout s 2 FA y + y + ci = ( cout s )2 ci Problem 23 What is a uctio o a tri-state buer? y ci cout s y ci s cout 7 8 Tri-state Buer Four types o Tri-state Buers e e e (a) A tri-state buer e = (a) (b) e Z Z e = (b) Equivalet circuit e e (c) Truth table (c) (d) 9 uotiet ad remaider Give itegers a ad, > $! q, r Î Z such that q quotiet r remaider (o a divided by ) a = q + r ad r < q = a = a div r = a - q = a a = = a mod Rules o additio, subtractio ad multiplicatio modulo a + b mod = ((a mod ) + (b mod )) mod a - b mod = ((a mod ) - (b mod )) mod a b mod = ((a mod ) (b mod )) mod 2 2
3 Problem 24 Eplai how to perorm the ollowig operatios A. Z = X+Y mod 2 4 B. Z = X*Y mod 2 4 usig a 4-bit adder with carry i (ci) ad carry out (cout), ad a 44 multiplier, respectively, where X, Y, ad Z are 4-bit variables. 3 4 Z = X+Y mod 2 4 Z = X*Y mod Problem 25 Eplai how to perorm the ollowig operatio usig simple arithmetic ad logic circuits: Y = (X*(2X + )) mod 2 4, where X ad Y are 4-bit variables. Y = (X*(2X + )) mod
4 Problem 26 What is a dierece betwee a adder, hal-adder, ad ull-adder? Sigle-Bit Adders Hal-adder Adds two biary (i.e. -bit) iputs A ad B Produces a sum ad carryout Problem: Caot use it aloe to build larger adders Full-adder Adds three biary (i.e. -bit) iputs A, B, ad carryi Like hal-adder, produces a sum ad carryout Allows buildig M-bit adders (M > ) Simple techique Coect Cout o oe adder to Ci o the et These are called ripple-carry adders 9 2 Hal-Adder Full-Adder c s 2 HA + y = ( c s )2 y cout s 2 FA y + y + ci = ( cout s )2 ci y c s y ci cout s ci y cout s bit Usiged Adder 6 6 Multi-Bit Ripple-Carry Adder A 6-bit ripple-carry adder is composed o 6 (-bit) ull adders Iputs: 6-bit A, 6-bit B, -bit carry i (set to zero i the igure below) Outputs: 6-bit sum S, -bit carry out Other multi-bit adder structures ca be studied i ECE 645 Computer Arithmetic Cout X + S Y Ci 6 23 Called a ripple-carry adder because carry ripples rom oe ull-adder to the et. Critical path is 6 ull-adders. 24 4
5 5 Problem 27 Show how to implemet Full Adder usig 8-to- multipleers oly y cout s ci Problem 27 Show how to implemet Full Adder usig two 4-to- multipleers ad iverters oly y cout s ci Problem 28 Show how to implemet Full Adder usig two 2-to- multipleers ad a miimum umber o logic gates y cout s ci 29 3
6 Comparator Used two compare two M-bit umbers ad produce a lag (M >) Iputs: M-bit iput A, M-bit iput B Output: -bit output lag idicates coditio is met idicates coditio is ot met Ca compare: >, >=, <, <=, ==, etc. Problem 29 Show how to implemet 4-bit comparator A==B usig miimum umber o logic gates A B M M A > B? i A > B i A <= B bit comparator (A == B) A B 4 4 A == B? i A == B i A!= B ECE 545 igital System esig with VHL Lecture B igital Logic Reresher Part B Sequetial Logic Buildig Blocks Lecture Roadmap Sequetial Logic Sequetial Logic Buildig Blocks Flip-Flops, Latches Registers, Shit Registers Couters RAM Tetbook Reereces Sequetial Logic Review Stephe Brow ad Zvoko Vraesic, Fudametals o igital Logic with VHL esig, 2 d or 3 rd Editio Chapter 7 Flip-lops, Registers, Couters, ad a Simple Processors ( , oly) OR your udergraduate digital logic tetbook (chapters o sequetial logic)
7 Problem What is a dierece betwee combiatioal logic ad sequetial logic? Sequetial Logic Buildig Blocks some slides modiied rom: Brow ad Vraesic, Fudametals o igital Logic with VHL esig, 2d Editio S. adamudi, Fudametals o Computer Orgaizatio ad esig Itroductio to Sequetial Logic Output depeds o the curret iput ad the iteral state Past iputs eects the iteral state Sequetial circuits cosist typically o Storage elemets (lip-lop, latch, register, RAM, etc.) Combiatioal logic Itroductio (cot d) Mai compoets o a typical sychroous sequetial circuit (sychroous = uses a clock to keep circuits i lock step) INPUT PRESENT STATE S(t) COMBINATIONAL LOGIC STATE-HOLING STORAGE ELEMENTS (e.g. FLIP-FLOPS) OUTPUT NEXT STATE S(t+) CLOCK 39 4 Problem 2 What is a dierece betwee Latches ad Flip-lops? State-Holdig Memory Elemets Latch versus Flip Flop Latches are level-sesitive: wheever clock is high, latch is trasparet Flip-lops are edge-sesitive: data passes through (i.e. data is sampled) oly o a risig (or allig) edge o the clock Latches cheaper to implemet tha lip-lops Flip-lops are easier to desig with tha latches I this course, primarily use lip-lops
8 Latch vs. Flip-Flop latch Graphical symbol Truth table (t+) (t) Latch trasparet whe clock is high Timig diagram t t 2 t 3 t 4 Samples o risig edge o clock Time lip-lop Graphical symbol Truth table Clk (t+) (t) (t) Timig diagram Problem 3 What is a dierece betwee: a. Reset active high vs. Reset active low b. Asychroous Reset vs. sychroous Reset? t t 2 t 3 t 4 Time Flip-Flop with Asychroous Set ad Reset Flip-Flop with Sychroous Reset Set Reset Bubble o the symbol meas active-low Whe Set =, set to Whe Set =, do othig Whe Reset =, set to Whe Reset =, do othig Set ad Reset also kow as Preset ad Clear respectively I this circuit, Set ad Reset are asychroous chages immediately whe preset or clear are active, regardless o clock Reset Clear Reset (asychroous Reset) (sychroous Reset) Asychroous active-low Reset: immediately clears to Sychroous active-low Reset: clears to o risig-edge o clock
9 Problem 4 What is a register? Register (3) (3) (2) (2) 4 4 () () () () 49 I typical omeclature, a register is a ame or a collectio o lip-lops used to hold a bus All lip-lops o a register share the same clock ad cotrol sigals 5 Shit Register Si 3 2 Sout Problem 5 raw a symbol o a Clk Shit Register Clk Si Sout t t 2 t 3 t 4 t 5 t Si 3 2 Sout= a. 4-bit Shit Register with Eable, shitig to the right, with Serial Iput ad Serial Output oly a. 4-bit Shit Register with Eable, shitig to the right, with Parallel Load, ad Parallel Output t 6 t bit Shit Registers: symbols a) Eable Si Sout Clk b) 4 Eable Load Si Clk 4 Problem 6 raw a block diagram o a a. 4-bit Shit Register with Eable, shitig to the right, with Serial Iput ad Serial Output oly a. 4-bit Shit Register with Eable, shitig to the right, with Parallel Load, ad Parallel Output
10 Shit Register with Serial Iput ad Serial Output Shit Register with Parallel Load ad Parallel Output Load Si (3) (2) () Sout=() (3) Si (2) () () Eable E E E E Eable (3) (2) () () Sychroous Up Couter eable load 2 3 clk Eable (sychroous): whe high eables the couter, whe low couter holds its value Load (sychroous) : whe load =, load the desired value ito the couter Output carry: idicates whe the couter rolls over 3 dowto, 3 dowto is how to iterpret MSB to LSB carry Problem 7 raw a block diagram o the digital circuit with the ollowig iterace ad uctioality: Iterace: i 8-bit data iput out 8-bit data output Addr 2-bit address o the locatio (register) where iput data is stored or output data is read rom RW cotrol sigal, =read, =write Clk clock 58 Problem 7 (cot.) Fuctioality: I RW = (write), the the output out is set to the high impedace state, ad at the et risig edge o the clock, data rom the iput i is stored i the iteral locatio give by the address Addr. I RW = (read), data rom the locatio give by the address Addr is traserred to the output out, ad the cotets o the iteral memory (registers) does ot chage. Problem 7 (cot.) Assume that the iteral memory is implemeted usig registers. Use oly medium scale compoets, such as registers, multipleers, ecoders, decoders, buers, etc. 59 6
11 Problem 8 What is a dierece i terms o the required iputs ad outputs betwee ROM ad RAM o the same size (e.g. 2 m )? 6 Radom Access Memory (RAM) More eiciet tha registers or storig large amouts o data Ca read ad write to RAM Addressable memory RAM dimesios are: (umber o words) (bits per word) Address is m bits, data is bits 2 m -bit RAM Eample: address is 5 bits, data is 8 bits 32 8 RAM Write Eable (WE) Whe set, writig takes place at the et risig edge o the clock m IN AR WE RAM OUT 62 Problem 9 raw a block diagram showig how to build 256 RAM out o our 64 RAMs Problem What is a dierece betwee a) RAM with asychroous read ad b) RAM with sychroous read? 65 66
12 Problem What is a value at the output o RAM with sychroous read durig a write operatio? Block RAM Waveorms REA_FIRST mode Block RAM Waveorms WRITE_FIRST mode Block RAM Waveorms NO_CHANGE mode 69 7 Problem 2 What is a dierece betwee a sigle-port ad dual-port RAM? What operatios are allowed i the dual-port RAM? ual-port RAM Two sets o iput ports {INA, ARA, WEA} {INB, ARB, WEB} Two correspodig outputs OUTA OUTB Oe memory matri Possible operatios: Read rom two memory locatios Write to two dieret memory locatios Read rom a memory locatio ad write to a memory locatio (dieret or the same) m m INA ARA WEA INB ARB WEB RAM OUTA OUTB
ECE 545 Digital System Design with VHDL Lecture 1B. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture B igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationECE 545 Digital System Design with VHDL Lecture 2. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture 2 igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationChapter 7 Registers and Register Transfers
Logic ad Computer Desig Fudametals Chapter 7 Registers ad Register Trasfers Part 2 Couters, Register Cells, Buses, & Serial Operatios Charles Kime & Thomas Kamiski 28 Pearso Educatio, Ic (Hyperliks are
More informationEE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures
EE260: igital esig, prig 208 4/3/8 EE 260: Itroductio to igital esig equetial Logic Elemets ao Zheg epartmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa equetial ircuits ombiatioal Logic: Output
More informationDIGITAL SYSTEM DESIGN
DIGITAL SYSTEM DESIGN Buildig Block Circuit Rather tha buildig ytem at the gate level, ofte digital ytem are cotructed from higher level, but till baic, buildig block circuit. Multiplexer, decoder, flip-flop,
More informationLogistics We are here. If you cannot login to MarkUs, me your UTORID and name.
Logistics We are here 8 Week If you caot logi to arkus, email me your UTORID ad ame. heck lab marks o arkus, if it s recorded wrog, cotact Larry withi a week after the lab. Quiz average: 8% Assembly Laguage
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More information... clk. 10 Registers and counters
igitl Logic/esig. L. 10 My 2, 2006 10 Registers d couters 10.1 Registers The simplest -bit register is collectio of flip-flops triggered by commo clock. I wou prefer to cll it just -bit flip-flop, sice
More informationCSC Computer Architecture and Organization
S 37 - omputer Architecture and Organization Lecture 6: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store n
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationRegisters & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign - S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flip-flops Each flip-flop
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationImage Intensifier Reference Manual
Image Itesifier Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationRegisters. Unit 12 Registers and Counters. Registers (D Flip-Flop based) Register Transfers (example not out of text) Accumulator Registers
Unit 2 Registers and Counters Fundamentals of Logic esign EE2369 Prof. Eric Maconald Fall Semester 23 Registers Groups of flip-flops Can contain data format can be unsigned, 2 s complement and other more
More informationRead-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus
Digital logic: ALUs Sequential logic circuits CS207, Fall 2004 October 11, 13, and 15, 2004 1 Read-only memory (ROM) A form of memory Contents fixed when circuit is created n input lines for 2 n addressable
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationEECS 270 Midterm 1 Exam Closed book portion Winter 2017
EES 270 Midterm 1 Exam losed book portion Winter 2017 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. NOTES: 1. This part of
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationCMSC 313 Preview Slides
CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationCS 261 Fall Mike Lam, Professor. Sequential Circuits
CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits
More informationSequencing and Control
Sequencing and Control Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2016 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Source:
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationNIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY.
NIIT Logotype The NIIT logotype is always preseted i a fixed cofiguratio. The desig of the logotype is based o a typeface called Egyptia. The letters N I I T has bee specially desiged ad letter-spaced.
More information3/5/2017. A Register Stores a Set of Bits. ECE 120: Introduction to Computing. Add an Input to Control Changing a Register s Bits
University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering ECE 120: Introduction to Computing Registers A Register Stores a Set of Bits Most of our representations use sets
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationEnergy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing
Article Eergy-Efficiet FPGA-Based Parallel Quasi-Stochastic Computig Ramu Seva, Prashathi Metku * ad Misu Choi Departmet of Computer Egieerig, Missouri Uiversity of Sciece & Techology, 4 Emerso Electric
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationRegisters, Register Transfers and Counters Dr. Fethullah Karabiber
36 OMPUTER HARWARE Registers, Register Transfers and ounters r. Fethullah Karabiber Overview 2 Registers, Microoperations and Implementations Registers and load enable Register transfer operations Microoperations
More informationCS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee
CS/ECE 25: Computer Architecture Basics of Logic esign: ALU, Storage, Tristate Benjamin Lee Slides based on those from Alvin Lebeck, aniel, Andrew Hilton, Amir Roth, Gershon Kedem Homework #3 ue Mar 7,
More informationCOMP sequential logic 1 Jan. 25, 2016
OMP 273 5 - sequential logic 1 Jan. 25, 2016 Sequential ircuits All of the circuits that I have discussed up to now are combinational digital circuits. For these circuits, each output is a logical combination
More informationFE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1
FE REVIEW LOGIC The AD gate f A, B AB The AD gates output will achieve its active state, ACTIVE HIGH, when BOTH of its inputs achieve their active state, ACTIVE E HIGH. A B AB f ( A, B) AB m (3) The OR
More informationRegisters and Counters
Registers and Counters ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Registers Shift Registers
More informationIS1500 (not part of IS1200) Logic Design Lab (LD-Lab)
Introduction IS1500 (not part of IS1200) Logic Design Lab (LD-Lab) 2017-10-26 The purpose of this lab is to give a hands-on experience of using gates and digital building blocks. These build blocks are
More informationCAD for VLSI Design - I Lecture 38. V. Kamakoti and Shankar Balachandran
1 CAD for VLSI Design - I Lecture 38 V. Kamakoti and Shankar Balachandran 2 Overview Commercial FPGAs Architecture LookUp Table based Architectures Routing Architectures FPGA CAD flow revisited 3 Xilinx
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More informationSlide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.
Slide Flip-Flops Cross-NOR SR flip-flop Reset Set Cross-NAND SR flip-flop Reset Set S R reset set not used S R not used reset set 6.7 Digital ogic Slide 2 Clocked evel-triggered NAND SR Flip-Flop S R SR
More informationFall 2000 Chapter 5 Part 1
ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 Part 1 Tom Kaminski & Charles R. Kime ECE/CS 352 Digital System Fundamentals T. Kaminski & C. Kime 1 Registers A register is a collection of
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationAgenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters
EE26: igital esign, Spring 28 4/8/8 EE 26: Introduction to igital esign ounters and Registers Yao Zheng epartment of Electrical Engineering University of Hawaiʻi at Mānoa Agenda ounters Introduction: ounters
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More information~~ 7/'1.J DATE COURSE OUTLINE PROGRAM: ELECTRONIC/ELECTRICAL/COMPUTER TECHNICIAN SEMESTER: DATE: JANUARY 1993 DATE
SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE./ COURSE NAME: DIGITAL ELECTRONICS : ELN-1S7 PROGRAM: ELECTRONIC/ELECTRICAL/COMPUTER TECHNICIAN SEMESTER: TWO DATE: JANUARY
More informationSpiral Content Mapping. Spiral 2 1. Learning Outcomes DATAPATH COMPONENTS. Datapath Components: Counters Adders Design Example: Crosswalk Controller
-. -. piral Content Mapping piral Theory Combinational Design equential Design ystem Level Design Implementation and Tools Project piral Performance metrics (latency vs. throughput) Boolean Algebra Canonical
More informationRegisters and Counters
Registers and Counters ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2011 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Registers Shift Registers
More informationAdministrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationSwitching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)
Switching Circuits & Logic Design, Fall 2011 Final Examination (1/13/2012, 3:30pm~5:20pm) Problem 1: (15 points) Consider a new FF with three inputs, S, R, and T. No more than one of these inputs can be
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationEE 109 Homework 6 State Machine Design Name: Score:
EE 9 Homework 6 State Machine esign Name: Score: ue: See Blackboard Blackboard ONLY Submission. While the Blackboard submission may not require you to go through all the design steps (such as drawing out
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationCODE GENERATION FOR WIDEBAND CDMA
ST JOURAL OF SYSTEM RESEARCH - VOL1 - UMBER 1 CODE GEERATIO FOR WIDEBAD CDMA Daiele Lo Iacoo Ettore Messia Giuseppe Avelloe Agostio Galluzzo Fracesco Pappalardo STMicroelectroics This paper presets a overview
More informationPage 1) 7 points Page 2) 16 points Page 3) 22 points Page 4) 21 points Page 5) 22 points Page 6) 12 points. TOTAL out of 100
EE3701 Dr. Gugel Spring 2014 Exam II ast Name First Open book/open notes, 90-minutes. Calculators are permitted. Write on the top of each page only. Page 1) 7 points Page 2) 16 points Page 3) 22 points
More informationDigital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours
Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours Aim To investigate the basic digital circuit building blocks constructed from combinatorial logic or dedicated Integrated
More informationRegisters and Counters
Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational
More informationBCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
More informationIntroduction. Serial In - Serial Out Shift Registers (SISO)
Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More information211: Computer Architecture Summer 2016
211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Digital Logic: Recap - Review: truth table => SOP => simplification - dual / complement - Minterm / Maxterm - SOP
More informationPolychrome Devices Reference Manual
Polychrome Devices Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationELE2120 Digital Circuits and Systems. Tutorial Note 8
ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally
More informationUniversal Asynchronous Receiver- Transmitter (UART)
Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationVeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
More informationDev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :
More information2 Specialty Application Photoelectric Sensors
SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor 2 Specialty Applicatio Photoelectric Sesors 2-93 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor
More informationECE 3401 Lecture 11. Sequential Circuits
EE 3401 Lecture 11 Sequential ircuits Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationFlip-Flops and Registers
The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning. Flip-Flops and
More informationENGN3213 Digital Systems and Microprocessors Sequential Circuits
ENGN3213 Digital Systems and Microprocessors Sequential Circuits 1 ENGN3213: Digital Systems and Microprocessors L#9-10 Why have sequential circuits? Sequential systems are time sequential devices - many
More information