DDR2 Application Note

Size: px
Start display at page:

Download "DDR2 Application Note"

Transcription

1 DDR2 ODT(On Die Termination) Control March 2006 Engineering Team MEMORY DIVISION SAMSUNG ELECTRONICS Co., LTD

2 DDR2 ODT (On Die Termination) On board termination resistance is integrated inside of Motherboard Termination(MBT) On Die Termination (ODT) Controller Slot Slot On Board termination Vtt Controller Slot Slot

3 On Die Termination On/Off Control ODT turn on/off is controlled by ODT pin One ODT control pin per : Turn-on or Turn-off control Two ODT control pin per DIMM to support rank by rank control But in most application, one ODT pin per slot is being used DDR2 Rtt ODT On/Off Control ODT high active ODT turn-on period SW Controller ODT pin CK ODT ODT On ODT Off Input buffer Input pin Source DQ, DQS, DQS#, RDQS, RDQS# tis setup time ODT turn on delay time taond = 2*tCK taofd = 2.5*tCK ODT turn off delay time

4 On Die Termination Value Selection should be determined during power-up by EMRS SW2 SW1 300 ohm 300 ohm 300 ohm VDD Address Field A9 A8 A7 A6 BA A5 BA A4 MRS Mode MRS EMRS(1) EMRS(2) EMRS(3) : Reserved A3 A2 A1 A0 SW1 SW2 300 ohm 300 ohm 300 ohm Control Circuit VSS DQ, DQS, DM Pin ODT Pin OCD program EMRS(1) Rtt A Additive latency Rtt D.S A2 Rtt (Nominal) 0 ODT Disabled DLL SW1 on ODT on SW2 on

5 Test Condition for ODT Verification Capacitance Specification for DDR2-667 & 800 Parameter DDR2-667/DDR2-800 MIN MAX UNIT Input capacitance CK, /CK pf Input capacitance Delta, CK, /CK pf Input capacitance C/A pf Input capacitance Delta, C/A pf Input capacitance DQ/DM/DQS pf Input capacitance Delta, DQ/DM/DQS pf

6 ODT Case Writes For two slot population, 50ohm seems to be better than 75ohm in term of signal integrity For one slot population, even 150ohm seems O.K. 2R X X 2R 1R X X 1R

7 ODT Case Writes For two slot population, 50ohm seems to be better than 75ohm in term of signal integrity For one slot population, even 150ohm seems O.K. 2R X X 2R 1R X X 1R

8 Recommended ODT Control - Writes Termination Matrix for Writes to Configuration 2R Empty Empty 2R 1R Empty Empty 1R Write To Controller Target DQ ODT Resistance RTT Module in Module in Rank 1 Rank 2 Rank 1 Rank 2 75 or 75 or 75 or Unpopulated 75 or Unpopulated Unpopulated 75 or 75 or Unpopulated Unpopulated 75 or Unpopulated 75 or Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated ODT on a controller always turned-off Example : (write to ) R1 R2 R1 R2 Vtt Memory Controller 75 or Slot 1 Slot 2

9 ODT Case Reads For two slot population, either 75ohm or 50ohm could be O.K. 50ohm does not help on reads that much For one slot population, even 150ohm seems O.K. 2R X X 2R 1R X X 1R

10 ODT Case Reads For two slot population, either 75ohm or 50ohm could be O.K. 50ohm does not help on reads that much For one slot population, even 150ohm seems O.K. 2R X X 2R 1R X X 1R

11 Recommended ODT Control - Reads Termination Matrix for Reads to Configuration 2R Empty Empty 2R 1R Empty Empty 1R Read from Controller Target DQ ODT Resistance RTT Module in Module in Rank 1 Rank 2 Rank 1 Rank 2 75 or 75 or 75 or Unpopulated 75 or Unpopulated Unpopulated 75 or 75 or Unpopulated Unpopulated 75 or Unpopulated 75 or Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated Unpopulated ODT on a controller always turned-on Example : (Read from ) R1 R2 R1 R2 Vtt Memory Controller 75 or Slot 1 Slot 2

12 Summary of ODT Control should be decided depending on channel environment and set during initialization sequence For one slot/channel implementation, 150ohm seems O.K. For two slots/channel implementation, need to be determined properly For DDR2-400/533, 75ohm seems O.K. For DDR2-667/800, 50ohm is better than 75ohm ODT trun-on/off is controlled by ODT pin There re more possible termination methods, but not covered in this material For example, 37.5ohm termination is possible with both ODTs turned-on on a dual rank DIMM, which may result better signal integrity, but relatively small voltage swing and more power consumption.

User s Guide DDR2 Compliance Test

User s Guide DDR2 Compliance Test User s Guide DDR2 Compliance Test Rev. 1, June 2010 1 Introduction...2 1.1 Probes Needed...4 2 All in Sequence...4 2.1 Single-Ended AC Input Tests, Address and Control...4 2.2 Single-Ended AC Tests, Data,

More information

System-Level Timing Closure Using IBIS Models

System-Level Timing Closure Using IBIS Models System-Level Timing Closure Using IBIS Models Barry Katz President/CTO, SiSoft Asian IBIS Summit Asian IBIS Summit Tokyo, Japan - October 31, 2006 Signal Integrity Software, Inc. Agenda High Speed System

More information

Versatile IO Circuit Schemes for LPDDR4 with 1.8mW/Gbps/pin Power Efficiency. Kyoung-Hoi Koo

Versatile IO Circuit Schemes for LPDDR4 with 1.8mW/Gbps/pin Power Efficiency. Kyoung-Hoi Koo Versatile IO Circuit Schemes for LPDDR4 with 1.8mW/Gbps/pin Power Efficiency Kyoung-Hoi Koo Outline Introduction for LPDDR4 Channel Sensitivity Analysis Backward Compatibility Summary Rapid Technology

More information

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive

More information

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information

Document Part Number: Copyright 2010, Corelis Inc.

Document Part Number: Copyright 2010, Corelis Inc. CORELIS Low Voltage Adapter Low Voltage Adapter Boundary-Scan Interface User s Manual Document Part Number: 70398 Copyright 2010, Corelis Inc. Corelis, Inc. 12607 Hiddencreek Way Cerritos, CA 90703-2146

More information

Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis

Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis March 13, 2006 Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications MT882 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 4.5V 4Vpp analog signal capability R ON 65 max. @ V DD

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC LTC2280, LTC2282, LTC2284, LTC2286, LTC2287, LTC2288 LTC2289, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 851 supports a

More information

Model 5240 Digital to Analog Key Converter Data Pack

Model 5240 Digital to Analog Key Converter Data Pack Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital

More information

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM Circuit Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM

More information

DM Segment Decoder Driver Latch with Constant Current Source Outputs

DM Segment Decoder Driver Latch with Constant Current Source Outputs DM9368 7-Segment Decoder Driver Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information

Model 5250 Five Channel Digital to Analog Video Converter Data Pack

Model 5250 Five Channel Digital to Analog Video Converter Data Pack Model 5250 Five Channel Digital to Analog Video Converter Data Pack E NSEMBLE D E S I G N S Revision 3.1 SW v2.0.1 This data pack provides detailed installation, configuration and operation information

More information

MT x 12 Analog Switch Array

MT x 12 Analog Switch Array MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD

More information

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control Broadband frequency range from 20Mbps 18.0Gbps Minimal insertion jitter Fast rise and

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC LTC2286, LTC2287, LTC2288, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 816 supports a family of s. Each assembly features

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

64CH SEGMENT DRIVER FOR DOT MATRIX LCD 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the

More information

MT8806 ISO-CMOS 8x4AnalogSwitchArray

MT8806 ISO-CMOS 8x4AnalogSwitchArray MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @

More information

Model CMX3838A2 AV Matrix Switch with DSP audio (firmware 1.0)

Model CMX3838A2 AV Matrix Switch with DSP audio (firmware 1.0) Model CMX3838A2 AV Matrix Switch with DSP audio (firmware 1.0) Overview: This product is a full featured video & audio matrix switch. It is most commonly used to independently distribute video & audio

More information

DEM B SBH-PW-N (A-TOUCH)

DEM B SBH-PW-N (A-TOUCH) DISPLAY Elektronik GmbH LCD MODULE DEM 128128B SBH-PW-N (A-TOUCH) Version :2 28/Dec/2007 GENERAL SPECIFICATION MODULE NO. : DEM 128128B SBH-PW-N (A-TOUCH) CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE

More information

DP8212 DP8212M 8-Bit Input Output Port

DP8212 DP8212M 8-Bit Input Output Port DP8212 DP8212M 8-Bit Input Output Port General Description The DP8212 DP8212M is an 8-bit input output port contained in a standard 24-pin dual-in-line package The device which is fabricated using Schottky

More information

CDK3402/CDK bit, 100/150MSPS, Triple Video DACs

CDK3402/CDK bit, 100/150MSPS, Triple Video DACs CDK3402/CDK3403 8-bit, 100/150MSPS, Triple Video DACs FEATURES n 8-bit resolution n 150 megapixels per second n ±0.2% linearity error n Sync and blank controls n 1.0V pp video into 37.5Ω or load n Internal

More information

IS43/46R16800E, IS43/46R32400E

IS43/46R16800E, IS43/46R32400E 4Mx32, 8Mx16 128Mb DDR SDRAM FEATURES and : 2.5V ± 0.2V SSTL_2 compatible I/O Double-data rate architecture; two data transfers per clock cycle Bidirectional, data strobe DQS is transmitted/ received with

More information

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications MT884 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 to 3.2 2pp analog signal capability R ON 65Ω max. @ DD =2,

More information

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD 64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by

More information

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs 74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs General Description The LVQ374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and

More information

Procedure for DDR Clock Skew and Jitter Measurements

Procedure for DDR Clock Skew and Jitter Measurements 123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567 Procedure for DDR Clock Skew and Jitter Measurements by Vasant Solanki DDR SDRAMs

More information

DX-10 tm Digital Interface User s Guide

DX-10 tm Digital Interface User s Guide DX-10 tm Digital Interface User s Guide GPIO Communications Revision B Copyright Component Engineering, All Rights Reserved Table of Contents Foreword... 2 Introduction... 3 What s in the Box... 3 What

More information

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer 3Gbps HD/SD SDI Adaptive Cable Equalizer General Description The 3Gbps HD/SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss

More information

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10 EXAMINED BY : FILE NO. CAS-10094 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : FEB.16,2000 TOTAL PAGE : 10 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 32F00(CCFL TYPES)

More information

DS2176 T1 Receive Buffer

DS2176 T1 Receive Buffer T1 Receive Buffer www.dalsemi.com FEATURES Synchronizes loop timed and system timed T1 data streams Two frame buffer depth; slips occur on frame boundaries Output indicates when slip occurs Buffer may

More information

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock October 1988 Revised March 2000 DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock General Description The DM74LS377 is an 8-bit register built using advanced low power Schottky technology.

More information

Designing High Performance Interposers with 3-port and 6-port S-parameters

Designing High Performance Interposers with 3-port and 6-port S-parameters DesignCon 2015 Designing High Performance Interposers with 3-port and 6-port S-parameters Joseph Socha, Nexus Technology joe.socha@nexustechnology.com Jonathan Dandy, Tektronix jonathan.s.dandy@tektronix.com

More information

FE-I4B wafer probing. ATLAS IBL General Meeting February David-Leon Pohl, Malte Backhaus, Marlon Barbero, Jörn Große-Knetter.

FE-I4B wafer probing. ATLAS IBL General Meeting February David-Leon Pohl, Malte Backhaus, Marlon Barbero, Jörn Große-Knetter. FE-I4B wafer probing ATLAS IBL General Meeting February 15-17 2012 1 of 16 FE-I4A wafer probing summary 20 FE-I4A wafers fully probed (80% Bonn, 20% Berkeley) 2 unprobed wafers for diced chips 4 at Aptasic

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C INTRODUCTION The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the display RAM, 64 bit data latch, 64 bit drivers and

More information

UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN

UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN Part A (2 Marks) 1. What is a BiCMOS? BiCMOS is a type of integrated circuit that uses both bipolar and CMOS technologies. 2. What are the problems

More information

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0 160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input

More information

psasic Timing Generator

psasic Timing Generator psasic Timing Generator Fukun Tang psasic Design Review July 1-2 2009 University of Chicago 1 Diagram of 40Gs/s Sampling Chip CLOCK (80MHz) IN(1:32) Timing Generator with 2 DLLs interleaved PD CP LF φ1

More information

LX3V-4AD User manual Website: Technical Support: Skype: Phone: QQ Group: Technical forum:

LX3V-4AD User manual Website: Technical Support: Skype: Phone: QQ Group: Technical forum: User manual Website: http://www.we-con.com.cn/en Technical Support: support@we-con.com.cn Skype: fcwkkj Phone: 86-591-87868869 QQ Group: 465230233 Technical forum: http://wecon.freeforums.net/ 1. Introduction

More information

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,

More information

IS43/46R83200F IS43/46R16160F IS43/46R32800F

IS43/46R83200F IS43/46R16160F IS43/46R32800F IS43/46R16160F IS43/46R32800F 8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM FEATURES and : 2.5V ± 0.2V SSTL_2 compatible I/O Double-data rate architecture; two data transfers per clock cycle Bidirectional, data

More information

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half

More information

V54C3128(16/80/40)4VB*I 128Mbit SDRAM, INDUSTRIAL TEMPERATURE 3.3 VOLT, TSOP II / FBGA 8M X 16, 16M X 8, 32M X 4

V54C3128(16/80/40)4VB*I 128Mbit SDRAM, INDUSTRIAL TEMPERATURE 3.3 VOLT, TSOP II / FBGA 8M X 16, 16M X 8, 32M X 4 128Mbit SDRAM, INDUSTRIA TEMPERATURE 3.3 VOT, TSOP II / FBGA 8M 16, 16M 8, 32M 4 6 7PC 7 System Frequency (f CK ) 166 Mz 143 Mz 143 Mz Clock Cycle Time (t CK3 ) 6 ns 7 ns 7 ns Clock Access Time (t AC3

More information

C8491 C8000 1/17. digital audio modular processing system. 3G/HD/SD-SDI DSP 4/8/16 audio channels. features. block diagram

C8491 C8000 1/17. digital audio modular processing system. 3G/HD/SD-SDI DSP 4/8/16 audio channels. features. block diagram features 4 / 8 / 16 channel LevelMagic2 SDI-DSP with level or loudness (ITU-BS.1770-1/ ITU-BS.1770-2, EBU R128) control 16 channel 3G/HD/SD-SDI de-embedder 16 in 16 de-embedder matrix 16 channel 3G/HD/SD-SDI

More information

User s Guide DDR3 Compliance Test

User s Guide DDR3 Compliance Test User s Guide DDR3 Compliance Test Rev. 1, June 2010 1 Introduction...2 1.1 Probes Needed...4 2 All in Sequence...5 2.1 Single-Ended AC Input Tests, Address and Control...5 2.2 Single-Ended AC Tests, Data

More information

Special Applications Modules

Special Applications Modules (IC697HSC700) datasheet Features 59 1 IC697HSC700 a45425 Single slot module Five selectable counter types 12 single-ended or differential inputs TTL, Non-TTL and Magnetic Pickup input thresholds Four positive

More information

FM25F01 1M-BIT SERIAL FLASH MEMORY

FM25F01 1M-BIT SERIAL FLASH MEMORY FM25F01 1M-BIT SERIAL FLASH MEMORY Dec. 2014 FM25F01 1M-BIT SERIAL FLASH MEMORY Ver. 1.2 1 INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI FUDAN

More information

Agilent U7233A DDR1 Compliance Test Application

Agilent U7233A DDR1 Compliance Test Application Agilent U7233A DDR1 Compliance Test Application Compliance Testing Notes Agilent Technologies Notices Agilent Technologies, Inc. 2007 No part of this manual may be reproduced in any form or by any means

More information

Product Specification PE4151

Product Specification PE4151 PE UltraCMOS Low Frequency Passive Mixer with Integrated LO Amplifier Product Description The PE is an ultra-high linearity Quad MOSFET mixer with an integrated LO amplifier. The LO amplifier allows for

More information

LM16X21A Dot Matrix LCD Unit

LM16X21A Dot Matrix LCD Unit LCD Data Sheet FEATURES STC (Super Twisted igh Contrast) Yellow Green Transmissive Type Low Power Consumption Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment General Purpose

More information

RGB-3400-X RGB SEQUENCER / 3-CHANNEL UNIVERSAL LED DIMMER

RGB-3400-X RGB SEQUENCER / 3-CHANNEL UNIVERSAL LED DIMMER TOUCHLESS SWITCHES. WHEN THE DESIN NEEDS TO E ASOLUTELY PEFECT -300-X SEQUENCE / 3-CHANNEL UNIVESAL LED DIMME Description -300-X is a dual function unit and can operate in two distinct modes. In Mode the

More information

74F273 Octal D-Type Flip-Flop

74F273 Octal D-Type Flip-Flop Octal D-Type Flip-Flop General Description The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load

More information

Video Filter Amplifier with SmartSleep and Y/C Mixer Circuit

Video Filter Amplifier with SmartSleep and Y/C Mixer Circuit 19-535; Rev 2; 2/9 Video Filter Amplifier with SmartSleep General Description The video filter amplifier with SmartSleep and Y/C mixer is ideal for portable media players (PMPs), portable DVD players,

More information

DEM N1 TMH-PW-N

DEM N1 TMH-PW-N Display Elektronik GmbH TFT MODULE DEM 480272N1 TMH-PW-N (C-TOUCH) 4,3 TFT + PCT Product Specification Ver.: 0 22.06.2018 Revision History VERSION DATE REVISED PAGE NO. Note 0 22.06.2018 First issue Version:

More information

Agilent N6465A emmc Compliance Test Application

Agilent N6465A emmc Compliance Test Application Agilent N6465A emmc Compliance Test Application Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2013 No part of this manual may be reproduced in any form or by any means

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

INTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02 INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC02 March 1986 GENERAL DESCRIPTION The is a colour decoder for the PAL standard, which is pin sequent compatible with multistandard decoder

More information

OWL micro+ WIRELESS ELECTRICITY MONITOR

OWL micro+ WIRELESS ELECTRICITY MONITOR COS T NOW TARIFF 3A SENDER 30 25 20 15 10 5 0 SETTING UP YOUR OWL Index of pages 2. Setting up date and time 3. Tariff setting 4. To set up a single tariff 5. To set up a two tiered time tariff 6. To set

More information

Model 6010 Four Channel 20-Bit Audio ADC Data Pack

Model 6010 Four Channel 20-Bit Audio ADC Data Pack Model 6010 Four Channel 20-Bit Audio ADC Data Pack Revision 3.1 SW v1.0.0 This data pack provides detailed installation, configuration and operation information for the Model 6010 Four Channel 20-bit Audio

More information

UNISONIC TECHNOLOGIES CO., LTD 89CXX/89NXX Preliminary CMOS IC

UNISONIC TECHNOLOGIES CO., LTD 89CXX/89NXX Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 89CXX/89NXX Preliminary CMOS IC LOW OLTAGE FREE DELAY TIME SETTING OLTAGE DETECTOR IC SERIES DESCRIPTION UTC 89CXX and 89NXX series are adjustable output delay oltage Detector

More information

JRC ( JTAG Route Controller ) Data Sheet

JRC ( JTAG Route Controller ) Data Sheet JRC ( JTAG Route Controller ) Data Sheet ATLAS TGC Electronics Group September 5, 2002 (version 1.1) Author : Takashi Takemoto Feature * JTAG signal router with two inputs and seven outputs. * Routing

More information

DDR3 SDRAM REGISTERED DIMM MODULE,1.5V 8GByte - 1GX72 AVF721GR64F7066G7-BP

DDR3 SDRAM REGISTERED DIMM MODULE,1.5V 8GByte - 1GX72 AVF721GR64F7066G7-BP REGISTERED DIMM,1.5 8GByte AF721GR64F7066G7BP FEATURES JEDEC DDR2 PC38500 1066MT/s, Lead Free, RoHS compliant, Clock frequency: 533MHz with CAS latency 7 256 byte serial EEPROM Data input and output masking

More information

ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials

ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output

More information

FMS3810/3815 Triple Video D/A Converters 3 x 8 bit, 150 Ms/s

FMS3810/3815 Triple Video D/A Converters 3 x 8 bit, 150 Ms/s Triple Video D/A Converters 3 x 8 bit, 150 Ms/s Features 8-bit resolution 150 megapixels per second 0.2% linearity error Sync and blank controls 1.0V p-p video into 37.5Ω or 75Ω load Internal bandgap voltage

More information

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS TECNICA DATA IN74C652A Octal 3-State Bus Traceivers and D Flip-Flops igh-performance Silicon-Gate CMOS The IN74C652A is identical in pinout to the S/AS652. The device inputs are compatible with standard

More information

WizFi250 Datasheet. Introduction. Features. WizFi250 Datasheet v English. Datasheet History

WizFi250 Datasheet. Introduction. Features. WizFi250 Datasheet v English. Datasheet History 2015/02/06 13:12 1/18 v1.0.1 - English Datasheet History Version Date Description V1.0.0 2013-11-28 Official Release Fixed some mistyping V1.0.1 2014-4-2 Add JTAG_TCK (Pin Number 54) ntroduction WizFi250

More information

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER. www.fairchildsemi.com ML S-Video Filter and Line Drivers with Summed Composite Output Features.MHz Y and C filters, with CV out for NTSC or PAL cable line driver for Y, C, CV, and TV modulator db stopband

More information

Agilent N5413A DDR2 Compliance Test Application

Agilent N5413A DDR2 Compliance Test Application Agilent N5413A DDR2 Compliance Test Application Compliance Testing Notes Agilent Technologies Notices Agilent Technologies, Inc. 2006-2008 No part of this manual may be reproduced in any form or by any

More information

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I

More information

A/D and D/A convertor 0(4) 24 ma DC, 16 bits

A/D and D/A convertor 0(4) 24 ma DC, 16 bits A/D and D/A convertor 0(4) 24 ma DC, 6 bits ZAT-DV The board contains independent isolated input A/D convertors for measurement of DC current signals 0(4) ma from technological convertors and sensors and

More information

LCD MODULE DEM B SYH

LCD MODULE DEM B SYH DISPLAY Elektronik GmbH LCD MODULE DEM 128064B SYH Product specification Version:0 09/Okt/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL

More information

MMI: A General Narrow Interface for Memory Devices

MMI: A General Narrow Interface for Memory Devices MMI: A General Narrow Interface for Devices Judy Chen Eric Linstadt Rambus Inc. Session 106 August 12, 2009 August 2009 1 What is MMI? WLAN BT GPS NOR S/M Baseband Processor Apps/Media Processor NAND M

More information

CMD197C GHz Distributed Driver Amplifier

CMD197C GHz Distributed Driver Amplifier Features Functional Block Diagram Wide bandwidth High linearity Single positive supply voltage On chip bias choke Pb-free RoHs compliant 4x4 mm SMT package Description The CMD197C4 is a wideband GaAs MMIC

More information

"shell" digital storage oscilloscope (Beta)

shell digital storage oscilloscope (Beta) "shell" digital storage oscilloscope (Beta) 1. Main board: solder the element as the picture shows: 2. 1) Check the main board is normal or not Supply 9V power supply through the connector J7 (Note: The

More information

RSL MusicPower Plug-In Installation Manual For Naim NAC 72 Preamp

RSL MusicPower Plug-In Installation Manual For Naim NAC 72 Preamp RSL MusicPower Plug-In Installation Manual For Naim NAC 72 Preamp (Updated to reflect the adjustable gain output boards Z200V) www.ryansoundlab.com RSL MusicPower Plug-In Installation Manual for Naim NAC

More information

74F574 Octal D-Type Flip-Flop with 3-STATE Outputs

74F574 Octal D-Type Flip-Flop with 3-STATE Outputs 74F574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The

More information

Design of Fault Coverage Test Pattern Generator Using LFSR

Design of Fault Coverage Test Pattern Generator Using LFSR Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator

More information

Chapter 3 Evaluated Results of Conventional Pixel Circuit, Other Compensation Circuits and Proposed Pixel Circuits for Active Matrix Organic Light Emitting Diodes (AMOLEDs) -------------------------------------------------------------------------------------------------------

More information

CLC011 Serial Digital Video Decoder

CLC011 Serial Digital Video Decoder CLC011 Serial Digital Video Decoder General Description National s Comlinear CLC011, Serial Digital Video Decoder, decodes and descrambles SMPTE 259M standard Serial Digital Video datastreams with serial

More information

V54C3256(16/80/40)4VH 256Mbit SDRAM 3.3 VOLT, TSOP II PACKAGE 16M X 16, 32M X 8, 64M X 4

V54C3256(16/80/40)4VH 256Mbit SDRAM 3.3 VOLT, TSOP II PACKAGE 16M X 16, 32M X 8, 64M X 4 V54C3256(16/80/40)4V 256Mbit SDRAM 3.3 VOT, TSOP II PACKAGE 16M 16, 32M 8, 64M 4 6 7PC 7 System Frequency (f CK ) 166 Mz 143 Mz 143 Mz Clock Cycle Time (t CK3 ) 6 ns 7 ns 7 ns Clock Access Time (t AC3

More information

SMG12864A LCM SPECIFICATION

SMG12864A LCM SPECIFICATION CM SPCIFICATION 1. MAIN TCNOOGY PARAMTR: Number of Dots: 128X64 Color of CD: Yellow-Green(STN) Operating voltage: 4.8~5.2V Dot size: 0.48X0.48(WX)mm Operating current: 5.1mA(5.0V) Operating temperature:

More information

HCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP

HCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP DUAL J-K MASTER SLAVE FLIP-FLOP SET RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINETELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (Typ. clock toggle rate at

More information

KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP

KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP INTRODUCTION 100 QFP The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display system. This device consists of the display RAM, 64 bit data latch 64 bit drivers

More information

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display LAB OBJECTIVES 1. Design a more complex state machine 2. Design a larger combination logic solution on a PLD 3. Integrate two designs

More information

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized

More information

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Application Note What you will learn: This document focuses on how Visual Triggering, Pinpoint Triggering, and Advanced Search

More information

3500/72M Rod Position Monitor

3500/72M Rod Position Monitor 3500/72M Rod Position Monitor Bently Nevada Asset Condition Monitoring Description The 3500/72M Rod Position Monitor is a 4-channel monitor that accepts input from our proximity transducers, conditions

More information

FM25F04A 4M-BIT SERIAL FLASH MEMORY

FM25F04A 4M-BIT SERIAL FLASH MEMORY FM25F04A 4M-BIT SERIAL FLASH MEMORY Dec. 2014 FM25F04A 4M-BIT SERIAL FLASH MEMORY Ver 1.3 1 INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI

More information

Spring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product

Spring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product Session 6 AND, AT THE WAFER LEVEL For many in the industry, performing final test at the wafer level is still a novel idea. While providing some much needed solutions, it also comes with its own set of

More information

LCD MODULE DEM B SYH-PY

LCD MODULE DEM B SYH-PY DISPLAY ELEKTRONIK GMBH LCD MODULE DEM 128064B SYH-PY Product specification 24/03/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH-PY CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL

More information

74F377 Octal D-Type Flip-Flop with Clock Enable

74F377 Octal D-Type Flip-Flop with Clock Enable 74F377 Octal D-Type Flip-Flop with Clock Enable General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads

More information

DPS-250AB-18 E. 電氣規格 (Electrical Specification) REV. Description Date DESCRIPTION : MODEL NO. : Date Drawn Desing(EE) Design(ME) DOCUMENT NO. : REV.

DPS-250AB-18 E. 電氣規格 (Electrical Specification) REV. Description Date DESCRIPTION : MODEL NO. : Date Drawn Desing(EE) Design(ME) DOCUMENT NO. : REV. Description Date 07/18/ 08 敖孌鳳孫占蠃杜連軍 ES-250AB-18 E S1 File Name DF-PSLA4V-2R00.DOC SHEET 1 OF 6 1. Input characteristics: 1.1 Input voltage range: 90Vac to 135Vac; 180Vac to 265Vac,single phase. switch

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) OCTAL BUS TRANSCEIVER/REGISTER WITH 3 STATE OUTPUTS HIGH SPEED: f MAX = 60 MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)

More information

DUAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH LOW POWER CONSUMPTION

DUAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH LOW POWER CONSUMPTION DUAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH LOW POWER CONSUMPTION Chien-Cheng Yu 1, 2 and Ching-Chith Tsai 1 1 Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan 2 Department

More information

IQORX30 / IQORX31. Single Mode Fiber Optic Receivers for 3G/HD/SD-SDI Signals

IQORX30 / IQORX31. Single Mode Fiber Optic Receivers for 3G/HD/SD-SDI Signals IQORX30 / IQORX3 Single Mode Fiber Optic Receivers for 3G/HD/SD-SDI Signals Operator s Manual May 009 Snell & Wilcox Ltd., Southleigh Park House, Eastleigh Road, Havant, Hants, PO9 PE, United Kingdom.

More information

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,

More information

NT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C)

NT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C) Copyright: NEOTEC (C) 2002 http:// All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical,

More information

Model 5405 Dual Analog Sync Generator Data Pack

Model 5405 Dual Analog Sync Generator Data Pack Model 5405 Dual Analog Sync Generator Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5405 Dual Analog

More information

AD9884A Evaluation Kit Documentation

AD9884A Evaluation Kit Documentation a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose

More information

C8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference

C8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference features Standard sync module for a frame Internal sync @ 44.1 / 48 / 88.2 / 96kHz External sync auto format sensing : AES, Word Clock, Video Reference Video Reference : Black Burst (NTSC or PAL) Composite

More information