Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report
|
|
- Victor O’Connor’
- 5 years ago
- Views:
Transcription
1 Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report AN-JESD204B-AV Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B IP core has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) device. This report highlights the interoperability of the JESD204B IP core with the AD9250 Analog-to-Digital Converter evaluation module (EVM) from Analog Devices Inc. (ADI). The hardware checkout methodology and test results are described in the following sections. Related Information JESD204B IP Core User Guide ADI AD9250 Analog-to-Digital Converter Hardware Requirements The hardware checkout test requires the following hardware and software tools: Arria V GT FPGA Development Kit with 19 V power adaptor Arria V SoC Development Kit ADI AD9250 EVM (AD9250-FMC-250EBZ) Mini-USB cable Related Information Arria V GT FPGA Development Kit User Guide Arria V GT FPGA Development Board Reference Manual Arria V SoC Development Kit User Guide Arria V SoC Development Board Reference Manual Hardware Setup Set up the development kit with the ADI AD9250 daughter card module installed to the board's FMC connector. Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others. ISO 9001:2008 Registered Innovation Drive, San Jose, CA 95134
2 2 AN-JESD204B-AV Hardware Setup Figure 1: Hardware Setup for Arria V GT Development Kit The AD9250 module derives power from the FMC connector on the development board. The AD9250 module supplies the device clock to FPGA 2. For subclass 1 mode, the FPGA generates SYSREF for the JESD204B MegaCore function as well as the AD9250 module. FPGA 1 FPGA 2 Status LED Transceiver Lanes Device Clock SYSREF rx_dev_sync_n Power Arria V GT FPGA Development Board ADI AD9250 Module
3 AN-JESD204B-AV Hardware Setup 3 Figure 2: Hardware Setup for Arria V SoC Development Kit The AD9250 module derives power from the FMC connector on the development board. The AD9250 module supplies clock to the FPGA and ADC. For subclass 1 mode, the FPGA generates SYSREF for the JESD204B IP core as well as the AD9250 module.
4 4 Hardware Checkout Methodology Figure 3: System Diagram AN-JESD204B-AV The system-level diagram shows how the different modules connect in this design. In this setup where LMF = 222, the data rate of the both transceiver lanes is Gbps. The AD9517 clock generator provides MHz clock to the FPGA and MHz sampling clock to both AD9250 devices. Oscillator 100 MHz LED mgmt_clk jesd204b_ed_top.v Arria V FPGA #2/Arria V SoC ISSP SignalTap II Logic Analyzer Qsys System JTAG to Avalon Master Bridge Avalon-MM Slave Translator global_reset rx_seriallpbken Avalon-MM Interface Signals jesd204b_ed.v (Example Design) JESD204B IP (Duplex) L = 2, M = 2, F = 2 sclk, ss_n[0], miso, mosi device_clk ( MHz) link_clk ( MHz) Sysref sysref_out Generator rx_dev_sync_n rx_serial_data[0] (4.915 Gbps) rx_serial_data[1] (4.915 Gbps) FMC 4-Wire AD9250-FMC-250EBZ CPLD 3- or 4-Wire AD9517 Clock Generator Single-Ended to Differential Distribution L0 L1 3-Wire sync_n sysref ADC#2 clk ( MHz) Slave AD9250 ADC#1 CLK and SYNC Slave AD9250 ADC#2 CLK and SYNC ADC ADC ADC ADC Related Information AN 696: Using the JESD204B IP Core in Arria V Devices More information on how to set up the board. Hardware Checkout Methodology The following section describes the test objectives, procedure, and the passing criteria. The test covers the following areas: Receiver data link layer Receiver transport layer Descrambling Deterministic latency (Subclass 1) Receiver Data Link Layer This test area covers the test cases for code group synchronization (CGS) and initial frame and lane synchronization. On link start up, the receiver issues a synchronization request and the transmitter transmits /K/ (K28.5) characters. The SignalTap II Logic Analyzer tool is used to monitor the operation of receiver data link layer.
5 AN-JESD204B-AV Code Group Synchronization (CGS) 5 Code Group Synchronization (CGS) Table 1: CGS Test Cases Test Case Objective Description Passing Criteria CGS.1 Check whether sync request is deasserted after correct reception of four successive /K/ characters. The following signals in <ip_variant_ name>_inst_phy.v are tapped: jesd204_rx_pcs_data[(l*32)- 1:0] jesd204_rx_pcs_data_valid[l- 1:0] jesd204_rx_pcs_kchar_ data[(l*4)-1:0] (1) The following signals in <ip_variant_ name>.v are tapped: rx_dev_sync_n jesd204_rx_int The rxframe_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in jesd204_rx_pcs_data. The 32-bit data bus is divided into 4 octets. /K/ character (0xBC) is observed at each octet of the jesd204_rx_pcs_data bus. The jesd204_rx_pcs_data_ valid signal is asserted to indicate that data from the PCS is valid. The jesd204_rx_pcs_kchar_ data signal is asserted whenever control characters like /K/, /R/, /Q/, or /A/ are observed. The rx_dev_sync_n signal is deasserted after correct reception of at least four successive /K/ characters. The jesd204_rx_int signal is deasserted if there is no error. CGS.2 Check full CGS at the receiver after correct reception of another four 8B/10B characters. The following signals in <ip_variant_ name>_inst_phy.v are tapped: jesd204_rx_pcs_ errdetect[(l*4)-1:0] jesd204_rx_pcs_disperr[(l*4) -1:0] (1) The jesd204_rx_pcs_errdetect, jesd204_rx_pcs_disperr, and jesd204_rx_int signals should not be asserted during CGS phase. The following signal in <ip_variant_ name>.v is tapped: jesd204_rx_int The rxframe_clk is used as the SignalTap II sampling clock. (1) L is the number of lanes.
6 6 Initial Frame and Lane Synchronization Initial Frame and Lane Synchronization AN-JESD204B-AV Table 2: Initial Frame and Lane Synchronization Test Cases Test Case Objective Description Passing Criteria ILA.1 Check whether the initial frame synchronization state machine enters FS_DATA state upon receiving non /K/ characters. The following signals in <ip_variant_ name>_inst_phy.v are tapped: jesd204_rx_pcs_data[(l*32)- 1:0] jesd204_rx_pcs_data_valid[l- 1:0] jesd204_rx_pcs_kchar_ data[(l*4)-1:0] (2) The following signals in <ip_variant_ name>.v are tapped: rx_dev_sync_n jesd204_rx_int The rxframe_clk is used as the SignalTap II sampling clock. Each lane is represented by 32-bit data bus in jesd204_rx_pcs_data. The 32-bit data bus is divided into 4 octets. /R/ character or K28.0 (0x1C) is observed after /K/ character at the jesd204_rx_pcs_data bus. The jesd204_rx_pcs_data_ valid signal must be asserted to indicate that data from the PCS is valid. The rx_dev_sync_n and jesd204_rx_int signal are deasserted. Each multiframe in the ILAS phase ends with /A/ character or K28.3 (0x7C). The jesd204_rx_pcs_kchar_ data signal is asserted whenever control characters like /K/, /R/, /Q/, or /A/ are observed. ILA.2 Check the JESD204B configuration parameters from ADC in the second multiframe. The following signals in <ip_variant_ name>_inst_phy.v are tapped: jesd204_rx_pcs_data[(l*32)- 1:0] jesd204_rx_pcs_data_valid[l- 1:0] (2) The following signal in <ip_variant_ name>.v is tapped: jesd204_rx_int /R/ character is followed by /Q/ character or K28.4 (0x9C) at the beginning of the second multiframe. The jesd204_rx_int signal is deasserted if there is no error. Octets 0-13 read from these registers match with the JESD204B parameters in each test setup. The rxframe_clk is used as the SignalTap II sampling clock. The System Console accesses the following registers: ilas_octet0 ilas_octet1 ilas_octet2 ilas_octet3 (2) L is the number of lanes.
7 AN-JESD204B-AV Receiver Transport Layer 7 Test Case Objective Description Passing Criteria ILAS.3 Check the lane alignment The following signals in <ip_variant_ name>_inst_phy.v are tapped: jesd204_rx_pcs_data[(l*32)- 1:0] jesd204_rx_pcs_data_valid[l- 1:0] (2) The following signal in <ip_variant_ name>.v is tapped: rx_somf[3:0] dev_lane_aligned jesd204_rx_int The rxframe_clk is used as the SignalTap II sampling clock. The dev_lane_aligned signal is asserted after the end of the fourth multiframe in ILAS phase but before the first rx_ somf signal is asserted. The rx_somf signal marks the start of multiframe in user data phase. The jesd204_rx_int signal is deasserted if there is no error. Receiver Transport Layer To check the data integrity of the payload data stream through the RX JESD204B IP core and transport layer, the ADC is configured to output PRBS-9 test data pattern. The ADC is also set to operate with the same configuration as set in the JESD204B IP core. The PRBS checker in the FPGA fabric checks data integrity for one minute. Figure 4 shows the conceptual test setup for data integrity checking. Figure 4: Data Integrity Check Using PRBS Checker AD9250 PRBS Generator TX Transport Layer TX JESD204B IP Core PHY and Link Layer FPGA PRBS Checker RX Transport Layer RX JESD204B IP Core PHY and Link Layer The SignalTap II Logic Analyzer tool is used to monitor the operation of the RX transport layer.
8 8 Descrambling Table 3: Transport Layer Test Cases AN-JESD204B-AV Test Case Objective Description Passing Criteria TL.1 Check the transport layer mapping. The following signals in altera_ jesd204_transport_rx_top.v are tapped: jesd204_rx_data_valid jesd204_rx_link_data_valid jesd204_rx_link_error The following signals in jesd204b_ ed.v are tapped: data_error[m-1:0] jesd204_rx_int M is the number of converters. The rxframe_clk is used as the SignalTap II sampling clock. The data_error signal is the PRBS checker's pass or fail indicator. The jesd204_rx_data_valid and jesd204_rx_link_data_ valid signals is asserted. The jesd204_rx_link_error and jesd204_rx_int signals is deasserted. Descrambling The PRBS checker at the RX transport layer checks the data integrity of descrambler. The SignalTap II Logic Analyzer tool is used to monitor the operation of the RX transport layer. Table 4: Descrambler Test Cases Test Case Objective Description Passing Criteria SCR.1 Check the functionality of the descrambler. Enable scrambler at the ADC and descrambler at the RX JESD204B IP core. The signals that are tapped in this test case are similar to test case TL.1 The jesd204_rx_data_valid and jesd204_rx_link_data_ valid signals is asserted. The jesd204_rx_link_error and jesd204_rx_int signals is deasserted. Deterministic Latency (Subclass 1) Figure 5 shows the block diagram of deterministic latency test setup. A SYSREF generator provides a periodic SYSREF pulse for both the AD9250 and JESD204B IP core. The SYSREF generator is running in link clock domain and the period of SYSREF pulse is configured to the desired multiframe size. The SYSREF pulse restarts the LMF counter and realigns it to the LMFC boundary.
9 AN-JESD204B-AV Deterministic Latency (Subclass 1) 9 Figure 5: Deterministic Latency Test Setup Block Diagram Oscillator 100 MHz USER2_PB0 (S11) mgmt_clk global_rst_n USER2_DIPSW[0] (SW3) jesd204b_ed_top.v Arria V FPGA #2/Arria V SoC SignalTap II Logic Analyzer Deterministic Latency Measurement jesd204b_ed.v (Example Design) JESD204B IP (Duplex) L = 2, M = 2, F = 2 sclk, ss_n[0], miso, mosi device_clk ( MHz) link_clk ( MHz) Sysref Generator rx_dev_sync_n rx_serial_data[0] (4.915 Gbps) rx_serial_data[1] (4.915 Gbps) FMC 4-Wire sysref_out AD9250-FMC-250EBZ CPLD 3- or 4-Wire AD9517 Clock Generator Single-Ended to Differential Distribution L0 L1 3-Wire sync_n sysref ADC#2 clk ( MHz) Slave AD9250 ADC#1 CLK and SYNC Slave AD9250 ADC#2 CLK and SYNC ADC ADC ADC ADC The deterministic latency measurement block checks the deterministic latency by measuring the number of link clock counts between the start of deassertion of SYNC~ to the first user data output. Figure 6: Deterministic Latency Measurement Timing Diagram Link Clock State ILAS USER_DATA SYNC~ RX Valid sync_to_rxvalid_cnt n - 1 n With the setup above, four test cases were defined to prove deterministic latency. By default, the JESD204B IP core performs a single SYSREF detection. The SYSREF N-shot mode is enabled on the AD9250 for this deterministic measurement. Table 5: Deterministic Latency Test Cases Test Case Objective Description Passing Criteria Check the LMFC alignment. Check that the FPGA and ADC are aligned to the desired LMF periods. SYSREF detection is always enabled. Observe the sysref_lmfc_err signal from the Signal Tap II Logic Analyzer. The sysref_lmfc_err signal should not be triggered.
10 10 JESD204B IP Core and AD9250 Configurations AN-JESD204B-AV Test Case Objective Description Passing Criteria Check the SYSREF capture. Check that the FPGA and ADC capture SYSREF correctly and restart the LMF counter. Both the FPGA and ADC are also repetitively reset. Observe the csr_rbd_count signal from the Signal Tap II Logic Analyzer. If the SYSREF is captured correctly and the LMF counter restarts, the csr_rbd_count value should only drift a little for every reset due to word alignment. Check the latency from start of deassertion of SYNC~ to the first user data output. Check that the latency is fixed for every FPGA reset. Repetitively reset the FPGA upon assertion of RX valid. Record the number of link clocks count from start of deassertion of SYNC~ to the first user data output. Consistent latency from the start of deassertion of SYNC~ to the first user data output latency. Continuously compare the current test (n) that records the number of link clocks from deassertion of SYNC~ to the first user data output with the previous test (n-1) record. JESD204B IP Core and AD9250 Configurations The JESD204B IP core parameters (L, M and F) in this hardware checkout are natively supported by the AD9250 module's quick configuration register at address 0x5E. The transceiver data rate, sampling clock frequency, and other JESD204B parameters complies with the AD9250 operating conditions. The hardware checkout testing implements the JESD204B IP core with the following parameter configuration. Table 6: Parameter Configuration JESD204B Parameters Configuration Setting LMF HD S N N' CS CF
11 AN-JESD204B-AV Test Results 11 FPGA Clock Configuration /K/ Character Replacement Data Pattern Device Clock (MHz) (3) Management Clock (MHz) 100 Setting Frame Clock/Sampling Clock (MHz) (4) Link Clock (MHz) (4) Enabled PRBS-9 Ramp (5) Test Results The following table contains the possible results and their definition. Table 7: Results Definition Result with comments FAIL Warning Refer to comments Definition The Device Under Test (DUT) was observed to exhibit conformant behavior. The DUT was observed to exhibit conformant behavior. However, an additional explanation of the situation is included, such as due to time limitations, only a portion of the testing was performed. The DUT was observed to exhibit non-conformant behavior. The DUT was observed to exhibit behavior that is not recommended. From the observations, a valid pass or fail could not be determined. An additional explanation of the situation is included. The following table shows the results for test cases CGS.1, CGS.2, ILA.1, ILA.2, ILA.3, TL.1, and SCR.1 with different values of L, M, F, K, subclass, data rate, sampling clock, link clock and SYSREF frequencies. Table 8: Test Results Test L M F Subclass SCR K Data rate (Mbps) Sampling Clock (MHz) Link Clock (MHz) SYSREF (MHz) Result (3) The device clock is used to clock the transceiver. (4) The frame clock and link clock is derived from the device clock using an internal PLL. (5) The ramp pattern is used in deterministic latency measurement test cases,, and only.
12 12 Test Results AN-JESD204B-AV Test L M F Subclass SCR K Data rate (Mbps) Sampling Clock (MHz) Link Clock (MHz) SYSREF (MHz) (6) (6) (6) (6) (6) (6) (6) (6) Result (6) Results for both Arria V GT and Arria V SoC devices.
13 AN-JESD204B-AV Test Results 13 Table 9: Deterministic Latency Measurement for Arria V GT Test L M F Subclass K Data rate (Mbps) Sampling Clock (MHz) Link Clock (MHz) SYSREF (MHz) with Result observed: Table 10: Deterministic Latency Measurement for Arria V SoC Test L M F Subclass SCR K Data Rate (Msps) Link Clock (MHz) Result with observed: with observed: 131 with observed: 131
14 14 Test Results Test L M F Subclass SCR K Data Rate (Msps) Link Clock (MHz) AN-JESD204B-AV Result with observed: with observed: 63 with observed: 83 with observed: 83 with observed: 131 The following figure shows the SignalTap II waveform of the clock count from the deassertion of SYNC~ in the first output of the ramp test pattern. The clock count measures the first user data output latency.
15 AN-JESD204B-AV Test Result Comments 15 Figure 7: Deterministic Latency Measurement Ramp Test Pattern 001h 002h 1Fh 00h 03h 000h test_fail test_cnt sysref test_k rx_sync_n rx_valid csr_rbd_count csr_rbd_offset sync_to_nvalid_cnt sync_to_rxvalid_cnt_pre h 001h 1Fh 00h 000h h 03h 131 jesd204_rx_dataout[13:0] jesd204_rx_dataout[27:14] Test Result Comments In each test case, the RX JESD204B IP core successfully initialize from CGS phase, ILA phase, and until user data phase. No data integrity issue is observed by the PRSB checker. For test case with LMF = 211, the data rate is reduced to 2457 Mbps to limit the ADC sample clock to less than 250 MHz. The following table describes the scenarios where there is a difference in the data rate. Table 11: Sample Rate Implication for Test Case with LMF = 211 Item Scenario 1 Scenario 2 Remark Data rate 4915 Mbps 2457 Mbps Data rate is within the operating condition of AD9250.
16 16 Document Revision History AN-JESD204B-AV Item Scenario 1 Scenario 2 Remark = data rate/ MHz MHz frequency is determined by the data rate. ADC sample clock must be ADC maximum sampling rate MHz MHz Sample clock frequency in scenario 1 is beyond the operating condition of AD9250. The link clock count variation in the deterministic latency measurement is caused by the word alignment, where control characters fall into the next cycle of data some time after realignment. This makes the duration of the ILAS phase longer by one link clock some time after reset. Document Revision History Date Version Changes June Added new information on hardware setup, parameter configurations, and test results for Arria V SoC device. December Initial release.
JESD204B IP Hardware Checkout Report with AD9250. Revision 0.5
JESD204B IP Hardware Checkout Report with AD9250 Revision 0.5 November 13, 2013 Table of Contents Revision History... 2 References... 2 1 Introduction... 3 2 Scope... 3 3 Result Key... 3 4 Hardware Setup...
More informationAltera JESD204B IP Core and ADI AD6676 Hardware Checkout Report
2015.11.02 Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report AN-753 Subscribe The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationAN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices
AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA JESD204B
More informationAltera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationAN 696: Using the JESD204B MegaCore Function in Arria V Devices
AN 696: Using the JESD204B MegaCore Function in Arria V Devices Subscribe The JESD204B standard provides a serial data link interface between converters and FPGAs. The JESD204B MegaCore function intellectual
More informationAltera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report
2-9-5 Altera JESD2B IP Core and TI DAC37J8 Hardware Checkout Report AN-79 Subscribe The Altera JESD2B MegaCore function is a high-speed point-to-point serial interface intellectual property (IP). The JESD2B
More informationImplementing Audio IP in SDI II on Arria V Development Board
Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio
More informationAN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on
More informationIntel FPGA SDI II IP Core User Guide
Intel FPGA SDI II IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDI II IP Core Quick
More informationTechnical Article MS-2714
. MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,
More informationJESD204B IP Core User Guide
JESD204B IP Core User Guide Last updated for Altera Complete Design Suite: 14.1 Subscribe UG-01142 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 JESD204B IP Core User Guide Contents JESD204B
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1
More informationSerial Digital Interface II Reference Design for Stratix V Devices
Serial Digital Interface II Reference Design for Stratix V Devices AN-673 Application Note This document describes the Altera Serial Digital Interface (SDI) II reference design that demonstrates how you
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationSerial Digital Interface Reference Design for Stratix IV Devices
Serial Digital Interface Reference Design for Stratix IV Devices AN-600-1.2 Application Note The Serial Digital Interface (SDI) reference design shows how you can transmit and receive video data using
More informationSDI II MegaCore Function User Guide
SDI II MegaCore Function SDI II MegaCore Function 1 Innovation Drive San Jose, CA 95134 www.altera.com UG-01125-1.0 Document last updated for Altera Complete Design Suite version: Document publication
More informationSDI II IP Core User Guide
SDI II IP Core User Guide Subscribe Last updated for Quartus Prime Design Suite: 15.1 UG-01125 15.11.02 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI II IP Core Quick Reference...
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Last updated for Altera Complete Design Suite: 14.0 Subscribe UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 SDI Audio IP Cores User Guide Contents
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationThe ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board.
April 2006, version 2.0 Application Note Introduction A digital video broadcast asynchronous serial interace (DVB-) is a serial data transmission protocol that transports MPEG-2 packets over copper-based
More information12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test
More information11. JTAG Boundary-Scan Testing in Stratix V Devices
ecember 2 SV52-.4. JTAG Boundary-Scan Testing in Stratix V evices SV52-.4 This chapter describes the boundary-scan test (BST) features that are supported in Stratix V devices. Stratix V devices support
More informationIntel Arria 10 SDI II IP Core Design Example User Guide
Intel Arria 10 SDI II IP Core Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 SDI II Design
More informationDG0755 Demo Guide PolarFire FPGA JESD204B Standalone Interface
DG0755 Demo Guide PolarFire FPGA JESD204B Standalone Interface Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales:
More informationSerial Digital Interface Demonstration for Stratix II GX Devices
Serial Digital Interace Demonstration or Stratix II GX Devices May 2007, version 3.3 Application Note 339 Introduction The serial digital interace (SDI) demonstration or the Stratix II GX video development
More informationVideo and Image Processing Suite User Guide
Video and Image Processing Suite User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Video and Image Processing
More information8. Stratix GX Built-In Self Test (BIST)
8. Stratix GX Built-In Self Test (BIST) SGX52008-1.1 Introduction Each Stratix GX channel in the gigabit transceiver block contains embedded built-in self test (BIST) circuitry, which is available for
More information2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family
December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks
More informationUpgrading a FIR Compiler v3.1.x Design to v3.2.x
Upgrading a FIR Compiler v3.1.x Design to v3.2.x May 2005, ver. 1.0 Application Note 387 Introduction This application note is intended for designers who have an FPGA design that uses the Altera FIR Compiler
More informationLMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
More informationArria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
More informationAltera's 28-nm FPGAs Optimized for Broadcast Video Applications
Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio
More informationSignalTap Analysis in the Quartus II Software Version 2.0
SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods
More informationTrigger synchronization and phase coherent in high speed multi-channels data acquisition system
White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition
More information1 Terasic Inc. D8M-GPIO User Manual
1 Chapter 1 D8M Development Kit... 4 1.1 Package Contents... 4 1.2 D8M System CD... 5 1.3 Assemble the Camera... 5 1.4 Getting Help... 6 Chapter 2 Introduction of the D8M Board... 7 2.1 Features... 7 2.2
More informationVideo and Image Processing Suite
Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationApplication Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU
Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Version: 1.0 Date: December 14, 2004 Designed and Developed By: System Level Solutions,
More informationGM69010H DisplayPort, HDMI, and component input receiver Features Applications
DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationSV1C Personalized SerDes Tester
SV1C Personalized SerDes Tester Data Sheet SV1C Personalized SerDes Tester Data Sheet Revision: 1.0 2013-02-27 Revision Revision History Date 1.0 Document release Feb 27, 2013 The information in this
More informationPartial Reconfiguration IP Core User Guide
Partial Reconfiguration IP Core User Guide ug-partrecon 2016.10.31 Subscribe Send Feedback Contents Contents 1 Partial Reconfiguration IP Core... 3 1.1 Instantiating the Partial Reconfiguration IP Core
More informationWhite Paper Versatile Digital QAM Modulator
White Paper Versatile Digital QAM Modulator Introduction With the advancement of digital entertainment and broadband technology, there are various ways to send digital information to end users such as
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationAN 776: Intel Arria 10 UHD Video Reference Design
AN 776: Intel Arria 10 UHD Video Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Arria 10 UHD Video Reference Design... 3 1.1 Intel Arria 10 UHD
More informationSV1C Personalized SerDes Tester. Data Sheet
SV1C Personalized SerDes Tester Data Sheet Table of Contents 1 Table of Contents Table of Contents Table of Contents... 2 List of Figures... 3 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits...
More informationGIGA nm Single Port Embeddable Gigabit Ethernet Transceiver. IP embeddability and system development. Main features. Operating conditions
90nm Single Port Embeddable Gigabit Ethernet Transceiver Data Brief Main features Fully stards compliant: IEEE 802.3, IEEE 802.3u, IEEE 802.3z IEEE 802.3ab Advanced Cable Diagnostic Features: hard fault
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationSDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer
User Guide: SDALTEVK HSMC SDI ADAPTER BOARD 9-Jul-09 Version 0.06 SDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer Page 1 of 31 1...Overview 3 2...Evaluation
More informationPartial Reconfiguration IP Core
2015.05.04 UG-PARTRECON Subscribe Partial reconfiguration (PR) is fully supported in the Stratix V device family, which offers you the ability to reconfigure part of the design's core logic such as LABs,
More informationTHDB_ADA. High-Speed A/D and D/A Development Kit
THDB_ADA High-Speed A/D and D/A Development Kit With complete reference design and source code for Fast-Fourier Transform analysis and arbitrary waveform generator. 1 CONTENTS Chapter 1 About the Kit...2
More informationSMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087
SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 Associated Project: No Associated Part Family: HOTLink II Video PHYs Associated Application
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationNutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.
Nutaq Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq The PicoDigitizer 125-Series is a
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More information8b10b Macro. v2.0. This data sheet defines the functionality of Version 1.0 of the 8b10b macro.
v2.0 8b10b Macro Product Summary Gigabit Ethernet 8b10b Function 125 MHz Operation Transmit and Receive Function isparity and Illegal Code Error Checking Connects directly to industry-standard Gigabit
More informationMIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015
UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel
More informationLogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0 DS849 June 22, 2011 Introduction The LogiCORE IP Spartan -6 FPGA Triple-Rate SDI interface solution provides receiver and transmitter interfaces for the
More informationSPI Serial Communication and Nokia 5110 LCD Screen
8 SPI Serial Communication and Nokia 5110 LCD Screen 8.1 Objectives: Many devices use Serial Communication to communicate with each other. The advantage of serial communication is that it uses relatively
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationLattice Embedded Vision Development Kit User Guide
FPGA-UG-02015 Version 1.1 January 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 CrossLink... 5 ECP5... 6 SiI1136... 6 3. Demo Requirements... 7 CrossLink
More informationMemory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family R XAPP701 (v1.4) October 2, 2006 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
More informationQuad ADC EV10AQ190A Synchronization of Multiple ADCs
Synchronization of Multiple ADCs Application Note Applies to EV10AQ190A 1. Introduction This application note provides some recommendations for the correct synchronization of multiple EV10AQ190A Quad 10-bit
More informationIntel Ethernet SFP+ Optics
Product Brief Intel Ethernet SFP+ Optics Network Connectivity Intel Ethernet SFP+ Optics SR and LR Optics for the Intel Ethernet Server Adapter X520 Family Hot-pluggable SFP+ footprint Supports rate selectable
More informationNetzer AqBiSS Electric Encoders
Netzer AqBiSS Electric Encoders AqBiSS universal fully digital interface Application Note (AN-101-00) Copyright 2003 Netzer Precision Motion Sensors Ltd. Teradion Industrial Park, POB 1359 D.N. Misgav,
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationDesign and Implementation of Nios II-based LCD Touch Panel Application System
Design and Implementation of Nios II-based Touch Panel Application System Tong Zhang 1, Wen-Ping Ren 2, Yi-Dian Yin, and Song-Hai Zhang School of Information Science and Technology, Yunnan University No.2,
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationAT660PCI. Digital Video Interfacing Products. DVB-S2/S (QPSK) Satellite Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs
Digital Video Interfacing Products AT660PCI DVB-S2/S (QPSK) Satellite Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs Standard Features - PCI 2.2, 32 bit, 33/66MHz 3.3V. - Bus Master DMA, Scatter
More informationAT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs
Digital Video Interfacing Products AT720USB DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs Standard Features - High Speed USB 2.0. - Windows XP, Vista, Win 7 ( 64bit
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationInterfacing the TLC5510 Analog-to-Digital Converter to the
Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the
More informationImplementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow
Application Note: Artix-7 Family XAPP1097 (v1.0.1) November 10, 2015 Implementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow Summary The Society of Motion Picture and Television
More informationAT70XUSB. Digital Video Interfacing Products
Digital Video Interfacing Products AT70XUSB DVB-C (QAM-A) Cable TV Input DVB-C to DVB-ASI Converter Receiver, Recorder & Converter Small Handheld size No External Power Supply needed Standard Features
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationAN1035: Timing Solutions for 12G-SDI
Digital Video technology is ever-evolving to provide higher quality, higher resolution video imagery for richer and more immersive viewing experiences. Ultra-HD/4K digital video systems have now become
More informationAD9884A Evaluation Kit Documentation
a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose
More informationEquivalence Checking using Assertion based Technique
Equivalence Checking using Assertion based Technique Shailesh Kumar NIT Bhopal Sameer Arvikar DAVV Indore Saurabh Jha STMicroelectronics, Greater Noida Tarun K. Gupta, PhD Asst. Professor NIT Bhopal ABSTRACT
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB3 CCIR 656 Encoder General Description The Digital Blocks DB3 CCIR 656 Encoder IP Core encodes 4:2:2 Y CbCr component digital video with synchronization signals to conform
More informationGM68020H. DisplayPort receiver. Features. Applications
DisplayPort receiver Data Brief Features DisplayPort 1.1a compliant receiver HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Input bandwidth sufficient to receive
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationIEEE 100BASE-T1 Physical Coding Sublayer Test Suite
IEEE 100BASE-T1 Physical Coding Sublayer Test Suite Version 1.1 Author & Company Curtis Donahue, UNH-IOL Stephen Johnson, UNH-IOL Title IEEE 100BASE-T1 Physical Coding Sublayer Test Suite Version 1.1 Date
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationSPG8000A Master Sync / Clock Reference Generator Release Notes
xx ZZZ SPG8000A Master Sync / Clock Reference Generator Release Notes This document supports firmware version 2.5. www.tek.com *P077122204* 077-1222-04 Copyright Tektronix. All rights reserved. Licensed
More informationDebugging IDT S-RIO Gen2 Switches Using RapidFET JTAG
Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that
More informationGM60028H. DisplayPort transmitter. Features. Applications
DisplayPort transmitter Data Brief Features DisplayPort 1.1a compliant transmitter HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Output bandwidth sufficient to
More informationDisplay Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format
Display Interfaces Snapdragon processors natively support a few popular graphical displays like MIPI-DSI/LVDS and HDMI or a combination of these. HDMI displays that output any of the standard resolutions
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x576 (625/50 Video System)
More informationSolutions for a Real Time World. Unigen Corp. Wireless Module Products. PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number)
Unigen Corp. Wireless Module Products PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number) Issue Date: November 19, 2008 Revision: 1.0-1 REVISION HISTORY Rev. No. History Issue Date
More informationSub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
More informationC-MAX. CMM-9301-V3.1S Bluetooth 4.0 Single Mode HCI Module. Description. 1.1 Features
Description This Module is limited to OEM installation ONLY The module is a Bluetooth SIG qualified, miniaturised BLE controller module based on EM Microelectronic's low power fully integrated single-chip
More information10GBASE-R Test Patterns
John Ewen jfewen@us.ibm.com Test Pattern Want to evaluate pathological events that occur on average once per day At 1Gb/s once per day is equivalent to a probability of 1.1 1 15 ~ 1/2 5 Equivalent to 7.9σ
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationDual HD-SDI Output (MCX + BNC connector) HD- SDI Cable Driver. HDMI DVI Tx connector. Optical HD- SDI Output LC - connector. 8pin
Thunder Link is a family of small form factor modules for formatting and converting generic digital video streams to standard compliant formats. Different interface standards are supported from the transmitter
More informationTAXI -compatible HOTLink Transceiver
TAXI -compatible HOTLink Transceiver TAXI -compatible HOTLink Transceiver Features Second-generation HOTLink technology AMD AM7968/7969 TAXIchip -compatible 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More information