CP316 Screencast mini-project
|
|
|
- Amanda Campbell
- 5 years ago
- Views:
Transcription
1 CP316 Screencast mini-project Wilfrid Laurier University January 23, 2013
2
3 Some MPLABX features are easier to show than to explain
4 Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum
5 Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab.
6 Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab. Show any useful tips
7 Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab. Show any useful tips
8 Topics
9 Topics Watch windows
10 Topics Watch windows Stopwatch
11 Topics Watch windows Stopwatch Stimulus
12 Watch window
13 Watch window Setup
14 Watch window Setup Simulator, debugger, or programmer?
15 Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs
16 Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch?
17 Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch? Breakpoints, single step
18 Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch? Breakpoints, single step
19 Stopwatch
20 Stopwatch Setup
21 Stopwatch Setup Simulator, debugger, or programmer?
22 Stopwatch Setup Simulator, debugger, or programmer? Processor frequency
23 Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time
24 Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time Normal instructions, conditional branches, loops, 2 word instructions
25 Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time Normal instructions, conditional branches, loops, 2 word instructions Breakpoints, single step
26 Stimulus
27 Stimulus Allows simulation of events ; i.e transitions on external pins
28 Stimulus Allows simulation of events ; i.e transitions on external pins Setup
29 Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer?
30 Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts?
31 Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts? Capture, counter?
32 Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts? Capture, counter?
33 Schedule
34 Schedule Jan. 31
35 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight
36 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14
37 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28
38 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7
39 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar due
40 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar due Mar. 21
41 Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar due Mar. 21 Mar. 28
EE 357 Lab 4 Stopwatch
EE 357 Lab 4 Stopwatch 1 Introduction You will work in teams of one or two to write C code for your Coldfire board to implement the functionality of a stopwatch. You will plug your microcontroller board
Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic
Connecting To and Programming the LPC2148 Blue Board We have two primary methods of programming the LPC2148 Blue Board. We can use the supplied bootloader with ISP (In-System Programming) or JTAG (better
Lecture-47 INTEL 8085A INTERRUPT STRUCTURE
Lecture-47 INTEL 8085A INTEUPT STUCTUE There are five interrupt inputs TAP, ST7.5, ST6.5, ST5.5 and INT. TAP is a non-maskable interrupt, that is, it cannot be disabled by an instruction. ST7.5, ST6.5,
CSC258: Computer Organization. Combinational Logic
CSC258: Computer Organization Combinational Logic 1 Anonymous: Quizzes and Fairness... A lot of students in earlier sections share the quiz question with students who have the tutorial later in the evening...
Lecture #4: Clocking in Synchronous Circuits
Lecture #4: Clocking in Synchronous Circuits Kunle Stanford EE183 January 15, 2003 Tutorial/Verilog Questions? Tutorial is done, right? Due at midnight (Fri 1/17/03) Turn in copies of all verilog, copy
Experiment 3: Basic Embedded System Analysis and Design
University of Jordan Faculty of Engineering and Technology Department of Computer Engineering Embedded Systems Laboratory 0907334 3 Experiment 3: Basic Embedded System Analysis and Design Objectives Empowering
Lab2: Cache Memories. Dimitar Nikolov
Lab2: Cache Memories Dimitar Nikolov Goal Understand how cache memories work Learn how different cache-mappings impact CPU time Leran how different cache-sizes impact CPU time Lund University / Electrical
Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
Digital (5hz to 500 Khz) Frequency-Meter
Digital (5hz to 500 Khz) Frequency-Meter Posted on April 4, 2008, by Ibrahim KAMAL, in Sensor & Measurement, tagged Based on the famous AT89C52 microcontroller, this 500 Khz frequency-meter will be enough
HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer
1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,
Chapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
Technology Control Technology
L e a v i n g C e r t i f i c a t e Technology Control Technology P I C A X E 1 8 X Prog. 1.SOUND Output Prog. 3 OUTPUT & WAIT Prog. 6 LOOP Prog. 7...Seven Segment Display Prog. 8...Single Traffic Light
IJMIE Volume 2, Issue 3 ISSN:
Development of Virtual Experiment on Flip Flops Using virtual intelligent SoftLab Bhaskar Y. Kathane* Pradeep B. Dahikar** Abstract: The scope of this paper includes study and implementation of Flip-flops.
Lab 2, Analysis and Design of PID
Lab 2, Analysis and Design of PID Controllers IE1304, Control Theory 1 Goal The main goal is to learn how to design a PID controller to handle reference tracking and disturbance rejection. You will design
CARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB
CARLETON UNIVERSITY Deparment of Electronics ELEC 267 Switching Circuits February 7, 25 Facts without theory is trivia. Theory without facts is bull Anon Laboratory 3.: The T-Bird Tail-Light Control Using
Sequential Circuit Design: Principle
Sequential Circuit Design: Principle modified by L.Aamodt 1 Outline 1. 2. 3. 4. 5. 6. 7. 8. Overview on sequential circuits Synchronous circuits Danger of synthesizing asynchronous circuit Inference of
Sequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
A Primer: ARM Trace. Including: ETM, ETB and Serial Wire Viewer, JTAG and SWD V 2.1
A Primer: ARM Trace Including: ETM, ETB and Serial Wire Viewer, JTAG and SWD V 2.1 Agenda Introduction How we talk to your CPU using JTAG or SWD. Trace. ETM, ETB and SWV. How are they different? Triggers,
Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory
RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang
Design and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
Digital Delivery of IEEE Spectrum & The Institute for IEEE Student and Graduate Student Members
Digital Delivery of IEEE Spectrum & The Institute for IEEE Student and Graduate Student Members Volunteer Fact Sheet Overview MGA Board approved moving Student and Graduate Student members to digital delivery
T 2 : WR = 0, AD 7 -AD 0 (μp Internal Reg.) T 3 : WR = 1,, M(AB) AD 7 -AD 0 or BDB
Lecture-17 Memory WRITE Machine Cycle: It also requires only T 1 to T 3 states. The purpose of memory write machine cycle is to store the contents of any of the 8085A register such as the accumulator into
Synchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
Data Conversion and Lab (17.368) Fall Lecture Outline
Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors
Microcontrollers. Outline. Class 4: Timer/Counters. March 28, Timer/Counter Introduction. Timers as a Timebase.
Microcontrollers Class 4: Timer/Counters March 28, 2011 Outline Timer/Counter Introduction Timers as a Timebase Timers for PWM Outline Timer/Counter Introduction Timers as a Timebase Timers for PWM Outline
EKT 222 MICROPRESSOR SYSTEM. LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES
EKT 222 MICROPRESSOR SYSTEM LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES LAB 4 Extra: Interfacing with Other IO devices Objectives: 1) Ability to create advance program instructions 2) Ability to use
Programmable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
Individual Project Report
EN 3542: Digital Systems Design Individual Project Report Pseudo Random Number Generator using Linear Feedback shift registers Index No: Name: 110445D I.W.A.S.U. Premaratne 1. Problem: Random numbers are
Mosaic 1.1 Progress Report April, 2010
1 Milestones Achieved Mosaic 1.1 Progress Report April, 2010 A final design review was held for the electrical component of the project. The test Dewar is complete and e2v devices have been installed for
RELIABILITY REASON FOR A COMMERCIAL INADVERTENT-INTERCHANGE SETTLEMENT STANDARD.
RELIABILITY REASON FOR A COMMERCIAL INADVERTENT-INTERCHANGE SETTLEMENT STANDARD. Attached are 2 graphs of monthly average frequency error on the Eastern Interconnection back to 1994. The error is the deviation
Experiment 7 Fall 2012
10/30/12 Experiment 7 Fall 2012 Experiment 7 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem Due: Week 9 lab Sessions (10/23/2012) Design and implement a one second interval (and high speed 0.05
Marks and Grades Project
Marks and Grades Project This project uses the HCS12 to allow for user input of class grades to determine the letter grade and overall GPA for all classes. Interface: The left-most DIP switch (SW1) is
Lecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
EE 367 Lab Part 1: Sequential Logic
EE367: Introduction to Microprocessors Section 1.0 EE 367 Lab Part 1: Sequential Logic Contents 1 Preface 1 1.1 Things you need to do before arriving in the Laboratory............... 2 1.2 Summary of material
Feedback Sequential Circuits
Feedback Sequential Circuits sequential circuit output depends on 1. current inputs 2. past sequence of inputs current state feedback sequential circuit uses ordinary gates and feedback loops to create
Flip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
Administrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
Programmable Logic Design Techniques II
Programmable Logic Design Techniques II. p. 1 Programmable Logic Design Techniques II Almost all digital signal processing requires that information is recorded, possibly manipulated and then stored in
EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15
EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation
COMP sequential logic 1 Jan. 25, 2016
OMP 273 5 - sequential logic 1 Jan. 25, 2016 Sequential ircuits All of the circuits that I have discussed up to now are combinational digital circuits. For these circuits, each output is a logical combination
Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10
School Course Name : : ELECTRICAL ENGINEERING 2 ND YEAR ELECTRONIC DESIGN LAB Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School of
Houston METRO Rail Expansion Program
Houston METRO Rail Expansion Program Axle Counter Replacements Presented by: Houston Rapid Transit Jorge L. Estevez, Project Director Capital & Strategic Planning Committee Presentation October 24, 2016
CMSC 313 Preview Slides
CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Fall 2000 Original Lab By: J.Wawrzynek and N. Weaver Later revisions by R.
Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York
NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 2 Finite State Machine 1 Objectives You will enter and debug
Inside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
Project Design. Eric Chang Mike Ilardi Jess Kaneshiro Jonathan Steiner
Project Design Eric Chang Mike Ilardi Jess Kaneshiro Jonathan Steiner Introduction In developing the Passive Sonar, our group intendes to incorporate lessons from both Embedded Systems and E:4986, the
Laboratory Sequential Circuits
Laboratory Sequential Circuits Digital Design IE1204/5 Attention! To access the laboratory experiment you must have: booked a lab time in the reservation system (Daisy). completed your personal knowledge
Embest Emlink for ARM Cortex-M3. User Manual
Embest Emlink for ARM Cortex-M3 User Manual (Getting Started) Version: 1.09.7.06 1/8 Emlink for ARM Cortex-M3 --- High Speed USB Adapter work with Keil RealView MDK & IAR EWARM 250KBytes/s Emlink for ARM
Chapter 11 Sections 1 3 Dr. Iyad Jafar
Data Acquisition and Manipulation Chapter 11 Sections 1 3 Dr. Iyad Jafar Outline Analog and Digital Quantities The Analog to Digital Converter Features of Analog to Digital Converter The Data Acquisition
Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus
Digital logic: ALUs Sequential logic circuits CS207, Fall 2004 October 11, 13, and 15, 2004 1 Read-only memory (ROM) A form of memory Contents fixed when circuit is created n input lines for 2 n addressable
Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
Lab Assignment 5 I. THE 4-BIT CPU AND CONTROL
Lab Assignment 5 ECE/CS 3700 Spring 2013 Assigned Thursday (April 11) onwards, circuit demo due during the week 4/22-4/26, final report due by Friday 4/26. Hand it to your TAs or drop it in the HW locker
(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
Laboratory Sequence Circuits
Laboratory Sequence Circuits Digital Design IE1204/5 Attention! To access the laboratory experiment you must have: booked a lab time in the reservation system (Daisy). completed your personal knowledge
COE328 Course Outline. Fall 2007
COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student
VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
TV Synchronism Generation with PIC Microcontroller
TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats
F24X DSK Setup and Tutorial
F24X DSK Setup and Tutorial 1999 DSP Development Systems F24X DSK Setup and Tutorial 504706-0001 Rev. A July 1999 SPECTRUM DIGITAL, INC. 10853 Rockley Road Houston, TX. 77099 Tel: 281.561.6952 Fax: 281.561.6037
admissions. 477 films. 2,462 international film professionals unique visitors IFFR.com Facebook likes.
Advertisement rates International Film Festival Rotterdam 2018 International Film Festival Rotterdam (IFFR) is the biggest film festival in the Netherlands and reaches a large, diverse audience thanks
R3B Si TRACKER CABLE TEST REPORT
R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to
- 1 - Contact info: Name: Petrit Vuthi Room: Office hours: Thuesday: 10:00 12:30 Wendsday: 10:00 12:30
Contact info: Name: Petrit Vuthi Room: 10.05 Email: petrit.vuthi@haw-hamburg.de Office hours: Thuesday: 10:00 12:30 Wendsday: 10:00 12:30!Please conact me first by email for an appointment! - 1 - IE7 CM2
Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems
1 P a g e Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems Lab 6 35 Marks (3 weeks) Design of a Simple General-Purpose Processor Due Date: Week 12 Objective:
Laboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using
Raspberry Pi debugging with JTAG
Arseny Kurnikov Aalto University December 13, 2013 Outline JTAG JTAG on RPi Linux kernel debugging JTAG Joint Test Action Group is a standard for a generic transport interface for integrated circuits.
Experiment 8 Fall 2012
10/30/12 Experiment 8 Fall 2012 Experiment 8 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem and LCD Display NOTE: Late work will be severely penalized - (-7 points per day starting directly at the
Lecture 10: Programmable Logic
Lecture 10: Programmable Logic We ve spent the past couple of lectures going over some of the applications of digital logic And we can easily think of more useful things to do like having a 7-segment LED
CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
Slide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng
Slide Set 6 for ENCM 369 Winter 2018 Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary February 2018 ENCM 369 Winter 2018 Section
Laboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
CPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
ECE 270 Lab Verification / Evaluation Form. Experiment 9
ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and
TS-590S Issues and Suggestions
TS-590S s and s 29 July 2013 1 TS-590S s and s This document contains a list of issues and suggestions to improve the functionality and operation of the TS-590S, for the attention of Kenwood. If you would
Lab #10: Building Output Ports with the 6811
1 Tiffany Q. Liu April 11, 2011 CSC 270 Lab #10 Lab #10: Building Output Ports with the 6811 Introduction The purpose of this lab was to build a 1-bit as well as a 2-bit output port with the 6811 training
DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200
DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 Tutorial 1. Xilinx Integrated Software Environment (ISE) Tools Objectives: 1. Familiarize yourself with
Chapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
Laboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
Solutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
IEFIS G3 Inputs, outputs and Alarms
IEFIS G3 Inputs, outputs and Alarms Document version: 2, May 2016 User manual on the use and configuration of the analog and digital inputs and digital outputs as well as Alarm setup and use. Related equipement:
SWITCH: Microcontroller Touch-switch Design & Test (Part 2)
SWITCH: Microcontroller Touch-switch Design & Test (Part 2) 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON v2.09 Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Timetable... 2
Advanced Digital Logic Design EECS 303
Advanced Digital Logic Design EECS 303 http://ziyang.eecs.northwestern.edu/eecs303/ Teacher: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 Outline Introduction Reset/set
55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.
55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009 Introduction In this project we will create a transistor-level model of
evirtuoso-online Lessons
Key Signatures Lesson 2 Circle of Fifths and Fourths evirtuoso-online Lessons www.evirtuoso.com The Major and Minor Keys previously discussed are also used in the Circle of Fifths and Fourths. The circle
Laboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
First to have USB connection PentaFOB Programmer
www.elsema.com First to have USB connection Else sema Pty Ltd Pent ntaf OB Pro rogr grammem r V1.21 Co pyrigh ght 20 12 PentaFOB Programmer Features Add, Edit and Delete individual PentaFOB transmitters
Using the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
Digital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
Training Note TR-06RD. Schedules. Schedule types
Schedules General operation of the DT80 data loggers centres on scheduling. Schedules determine when various processes are to occur, and can be triggered by the real time clock, by digital or counter events,
Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays
Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic
ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company
ScanExpress JET Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time Ryan Jones Corelis, Inc. An EWA Technologies Company What Is ScanExpress JET? A powerful combination of boundary-scan
This is part 4 of our ShanghaiTech Lecture on Asynchronous Computing.
This is part 4 of our ShanghaiTech Lecture on Asynchronous Computing. We will show how we separate -from the ground up -action from state, and how both are equally important to initialize, test, and debug
FPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
Experiment # 4 Counters and Logic Analyzer
EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The
Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
PC-based Personal DSP Training Station
Session 1220 PC-based Personal DSP Training Station Armando B. Barreto 1, Kang K. Yen 1 and Cesar D. Aguilar Electrical and Computer Engineering Department Florida International University This paper describes
Recent developments in cyclotrons for proton therapy at IBA
Recent developments in cyclotrons for proton therapy at IBA Yves Jongen. Founder & CRO IBA sa We Protect, Enhance and Save Lives. A typical PT center 30-55 millions for equipment 45-100 millions for the
CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8
CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.