EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15
|
|
- Julian Nelson
- 6 years ago
- Views:
Transcription
1 EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation module, using a hardware verification language. Digital reverberators are digital sound processors used to produce surround effects. The effect is produced by delaying the sound input channels by different amounts of time with the objective of creating the impression that the sources of sound come from different locations. If you would like some more information on reverberation and surround effects, check: Before dwelling in the verification of the reverberator, you will first write a test program for a very simple arbiter design, which will serve the purpose of making you at ease with the use of HVL testbenches in the verification flow. This document describes the assignment with reference to SystemVerilog Assertions (SVA) and the VCS logic simulator. We provide manuals and a tutorial on SVA in the class webpage. 2. How to run VCS In order to run VCS, connect to a Linux machine in any of the CAEN student labs or SSH to the host oncampus-course.engin.umich.edu. Note that this host is accessible only on campus. 3. Bus arbiter warm-up To get started with this part of the project, download the file arbiter.tar.gz from the class website and copy it to a local directory in your engin account. Unzip the file; it will create the arbiter directory. If you go to the arbiter directory, you will find a sample bus arbiter design (unfortunately it includes one bug). The arbiter design takes requests from two clients and grants access to only one client at a time. It should be fair (i.e., if both clients keep sending requests, they both should receive grants sooner or later) and it should only give a grant to a client after it has received a request from it. The grant signal should be high for 1 clock cycle. The arbiter design is described in Verilog. You can start writing your testbench in SystemVerilog by filling the FIXME section in test_arbiter.sv, and you can also modify other sections of the code. We provide a simple Makefile for you. You can compile your source code and run the simulation by running the following command. make run 1
2 If you just want to compile your source code, then use the following command. make Or you can start DVE (a graphical waveform viewer) by running the following command. make dve Your assignment for this part is to write a test that verifies the main specifications of the arbiter: granting the bus only upon request, to the correct requestor, all while respecting mutual exclusion. You need to submit: 1) The SystemVerilog testbench that you developed, called test_arbiter.sv. Please add comments to the testbench, explaining for each portion which feature of the arbiter you are trying to stimulate and verify. 2) The corrected design of arbiter.v. 4. Verification of a digital reverberation module The main part of your work consists of verifying a digital audio reverberation module. A digital reverberation module is a multi-channel digital audio transfer unit that can add a programmable amount of delay to the input signals. Digital reverberation modules are mainly used for digital surround effects. You can find the specification of the module in the last part of this document. We provide the design (containing some bugs) in Verilog, a testbench template in SystemVerilog, a Makefile and a directory structure, which you can find in the file DAR.tar.gz. Please download and unzip the tar file, and read the README file provided in the DAR directory. Your job is to come up with a thorough verification plan and a set of testbenches that cover each of the items in your plan The verification plan (1 page) After studying the specification and the design, you should write a simple verification plan. Write a list of verification goals that you think should be checked for this design. Note: you should be able to develop most of the plan by simply studying the specification, without needing to study the design itself. Your verification plan should: 1) Include at least 5 verification goals. 2) Include any assumptions you have made in trying to understand all the features of this design. For instance: we made no assumptions on the nature of the PCM audio sample. 3) Be no longer than 1 page The test suite design Create a full testbench written in SystemVerilog. The test must target the goals of the verification plan and use the major verification features/constructs with the objective to generate a compact, modular set of tests. Again, make (and document) all the assumptions you need in completing this task: feel free to update your verification plan based on this part of the work. 2
3 Try to organize your testbench in sections, for each section verify one aspect of the design, and then use print statements ($display in SystemVerilog) indicating if that part of the test passed or failed. You may use tasks and functions to keep your testbench organized The verification report (1 page) Write a final report on your verification job, including: 1) A section on the bugs you found, which test exposed them, or how you came across them otherwise. If possible, suggest the action required to correct or work around them. 2) Instructions so that we can run the tests you prepared. 3) The report should be 1 page or less in length. You need to submit: 1) The verification plan. 2) All the SystemVerilog source code you wrote. You may submit the relevant portions of your simulation output, when relevant to the documentation in the final report. Create a README file that documents the purpose of all source files and describes how your verification testbench must be executed. If you wrote new scripts to run your tests, please submit those, too, so that we can reproduce your results. 3) The verification report. You are NOT required to submit the source design files, unless you made any changes to them that are required in order to run your simulations. 5. How to submit To submit the project, follow the instructions on the submission webpage: Please create a single archive file that includes all the deliverables (report, source code, etc.), and upload it to the submission webpage. We only accept the following file extensions: tar, gz, tgz, bz2 and zip. The file name will be automatically changed to your uniqname by the submission webpage. 3
4 Digital Audio Reverberation module Functional specification document 1. Introduction Although this design represents a dedicated DSP block for an audio application (digital reverberation, digital mixer, etc.) it has been built for HW verification educational purposes. The purpose of this document is to describe the functionality of this digital audio component. 2. Functional Overview The digital reverberation module consists of a serial interface that communicates with a Host processor under host processor control. It is characterized by having 4 digital delay line channels with each channel having its own 16 bit PCM input and 16 bits PCM output. Each PCM sample received at a particular port is routed to the correspondent output port. Every output represents the input affected by a programmable delay: This delay is programmed via the Host serial interface. The max delay is 8 clock cycles. Serial interface From HOST Digital Delay line: Port 0 16 bits PCM audio inputs Digital Delay line: Port 1 Digital Delay line: Port 2 16 bits PCM audio outputs Digital Delay line: Port 3 3. Logic Interfaces Specifications There are 2 types of interfaces: a serial interface (from Host) used to program the delay for each port and a 16 bit PCM interface (input and output) that allow the digital audio samples to flow in the circuit. A more detailed description follows in the System Description Section. 4. Performance The system is supposed to support digital audio at a frequency of 44.1Khz. The speed of the serial PCM interface is also 44.1Khz 5. System Description This section describes the operations performed by the Digital Reverberation Module Structural Diagram The structural diagram of the Digital Reverberation Module is reported below. 4
5 In order to make things easier we report only one delay line: the important issue is that all the delay lines work identically since the From Host interface will control each delay line in the same way. Serial in From Host (control block) PCM in programmed tap PCM out 5.2. The from Host Control block This block is accessed serially: Only the write mode is supported. Every time this block is accessed, it will be given two pieces of information (three after the read mode is supported in a future generation of this design): 1. which delay line to program (0 to 3) 2. the amount of delay (0 to 7) It is not possible to read the registers back, so you will have to think of some type of test (direct test) to verify that this block correctly programs the delay for each delay line The delay line block This block is intended to delay the PCM output a programmable number of clock cycles. The tap can be chosen programming the from Host block as discussed in the previous paragraph. The tap chosen will determine the output delay. If the tap chosen is zero, it programs an output delay of 1 clock cycle. A tap of 7 (the maximum delay) will delay the output by 8 cycles. This can be of special importance for your part of the work. If your testbench is waiting for data with an expected delay of 8 cycles while the tap is reprogrammed to fewer cycles, let s say 3, then the data from tap 4 through 8 will not arrive at the output, and there will be a discontinuity in actual data transmitted. Reprogramming of a Delay line during data delivery is normal, expected behavior, so your testbench must take into account the possibility of this programming change and adjust for the discontinuity in data. 6. Functional Description In the following, we will describe some basic assumptions made while building this design and provide more technical details on the protocol Reset Every block that belongs to the Digital Reverberation Module is provided with a synchronous reset. The control block and the delay line share the same synchronous reset, rst_. 5
6 6.2. Interfaces PCM interface This is a 16 bits PCM interface: the audio samples are represented in a linear digital format: every port is provided with one input and one output. There are no control signals for this type of interface since the data changes at the system clock frequency of 44.1 KHz. Each PCM channel is independent of every other channel. There is no interaction between channels. The PCM interface can be reprogrammed at anytime. No more than a maximum of seven (7) words of data should be lost because of reprogramming the delay tap. This maximum occurs when the old delay for the PCM is seven (7), and the new delay is zero (0). In this case, seven words of data in the delay line would be lost when the tap is moved from the output of the last delay register to the output of the first delay register. In the inverse case, when the delay is changed from a smaller delay to a larger delay, the data sequence that had already passed out of the tap will be repeated up to the difference between the new and the old tap value. For instance, when the delay is changed from zero (0) to seven (7), then no more than 7 words of data sequence should be repeated Serial interface from Host processor At this time, the frequency of operation of the serial interface is the same as that of the system (44.1KHz). Module inputs from the Host There are two pins controlled by the host that allow the Host processor to program the Digital Reverberation Module: prgrm_go_ prgrm_in prgrm_go_ : This signal is asserted active low (1 b0) and frames the valid serial program sequence. Once prgrm_go is asserted, it must not be de-asserted until the valid program sequence is complete. If prgrm_go is de-asserted before the entire program sequence is complete, the err_ pin will be asserted signaling an invalid termination of the programming cycle. See the err_ description for more details. prgrm_in : This signal is used to program a legal programming sequence of six bits. The valid prgrm_in sequence contains the following information in the following order: bit 1: The first bit in the sequence selects the programming mode. 1 b0 : A low value selects the write mode 1 b1 : A high value selects the read mode. This mode is not supported in this version of the Digital Reverberation module. If this mode is selected, the err_ pin will be activated. See err_ for more details. bits 2-3: These two bits select one of four delay lines. The lsb should be shifted in first. bits 4-6: These three bits select one of eight possible delay values. A value of 0 selects for a delay of one cycle and a value of 7 a delay of eight cycles. The lsb should be shifted in first. 6
7 Timings of the serial interface The timings of the serial interface are reported in the following diagram. prgrm_go prgrm_in Valid Serial Data R/W delay line select delay value 1 bit 2 bits 3 bits rst_ : This synchronous signal drives all of the outputs to zero and clears the contents of all the delay line registers when asserted low, 1 b0. Module outputs to the Host err_ : This synchronous signal is an output and is asserted low (1 b0) for one cycle whenever the host block reaches an illegal state. The host will then return to the idle state to wait for the start of a program sequence. 7
BUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationYou will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory (Spring 2006) Laboratory 2 (Traffic Light Controller) Check
More informationAltera s Max+plus II Tutorial
Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationSerial FIR Filter. A Brief Study in DSP. ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 GEORGE MASON UNIVERSITY.
GEORGE MASON UNIVERSITY Serial FIR Filter A Brief Study in DSP ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 Instructions: Zip all your deliverables into an archive .zip and submit it
More informationLab Assignment 2 Simulation and Image Processing
INF5410 Spring 2011 Lab Assignment 2 Simulation and Image Processing Lab goals Implementation of bus functional model to test bus peripherals. Implementation of a simple video overlay module Implementation
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks core is a full function equivalent to the Motorola MC6845 device. The interfaces a microprocessor to a raster-scan CRT display. The
More informationInstruction manual Universal Fieldbus-Gateway UNIGATE IC - RS
Instruction manual niversal Fieldbus-Gateway NIGE IC - S rt.-no.: V3504E Carl-Zeiss-Str. 8 D-65520 Bad Camberg el:+49-(0)6434-9433-0 Hotline: +49-(0)6434-9433-33 Fax: +49-(0)6434-9433-40 Internet: http://www.deutschmann.de
More informationVID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core Video overlays on 24-bit RGB or YCbCr 4:4:4 video Supports all video resolutions up to 2 16 x 2 16 pixels Supports any
More informationUVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas
UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas In recent years a number of different verification
More informationCo-simulation Techniques for Mixed Signal Circuits
Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most
More informationLab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)
Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement
More informationLab Assignment 5 I. THE 4-BIT CPU AND CONTROL
Lab Assignment 5 ECE/CS 3700 Spring 2013 Assigned Thursday (April 11) onwards, circuit demo due during the week 4/22-4/26, final report due by Friday 4/26. Hand it to your TAs or drop it in the HW locker
More informationOpenXLR8: How to Load Custom FPGA Blocks
OpenXLR8: How to Load Custom FPGA Blocks Webinar Breakdown: Introduc*on to pseudorandom number generator (LFSR) code Review of Verilog wrapper interface to microcontroller Simula*on with Mentor Graphics
More informationCARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB
CARLETON UNIVERSITY Deparment of Electronics ELEC 267 Switching Circuits February 7, 25 Facts without theory is trivia. Theory without facts is bull Anon Laboratory 3.: The T-Bird Tail-Light Control Using
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationT1 Deframer. LogiCORE Facts. Features. Applications. General Description. Core Specifics
November 10, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: support@xilinx.com URL: www.xilinx.com/ipcenter Features Supports T1-D4 and T1-ESF
More informationRAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM
RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationInside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
More informationCOMPUTER ENGINEERING PROGRAM
COMPUTER ENGINEERING PROGRAM California Polytechnic State University CPE 169 Experiment 6 Introduction to Digital System Design: Combinational Building Blocks Learning Objectives 1. Digital Design To understand
More informationEEC 116 Fall 2011 Lab #5: Pipelined 32b Adder
EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 2, 2011 Due: November 16, 2011, 4PM Reading: Rabaey Sections
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationExperiment: FPGA Design with Verilog (Part 4)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part
More information1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationTraffic Light Controller
Traffic Light Controller Four Way Intersection Traffic Light System Fall-2017 James Todd, Thierno Barry, Andrew Tamer, Gurashish Grewal Electrical and Computer Engineering Department School of Engineering
More informationDesign of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationEquivalence Checking using Assertion based Technique
Equivalence Checking using Assertion based Technique Shailesh Kumar NIT Bhopal Sameer Arvikar DAVV Indore Saurabh Jha STMicroelectronics, Greater Noida Tarun K. Gupta, PhD Asst. Professor NIT Bhopal ABSTRACT
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationIS1500 (not part of IS1200) Logic Design Lab (LD-Lab)
Introduction IS1500 (not part of IS1200) Logic Design Lab (LD-Lab) 2017-10-26 The purpose of this lab is to give a hands-on experience of using gates and digital building blocks. These build blocks are
More informationSPI Serial Communication and Nokia 5110 LCD Screen
8 SPI Serial Communication and Nokia 5110 LCD Screen 8.1 Objectives: Many devices use Serial Communication to communicate with each other. The advantage of serial communication is that it uses relatively
More informationVeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
More informationLogiCORE IP Video Timing Controller v3.0
LogiCORE IP Video Timing Controller v3.0 Product Guide Table of Contents Chapter 1: Overview Standards Compliance....................................................... 6 Feature Summary............................................................
More informationC6845 CRT Controller Megafunction
查询 C6845 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 C6845 CRT ler Megafunction General Description The C6845 Cathode Ray Tube ler (CRTC) interfaces a microprocessor to a raster-scan CRT display. The C6845 is a synchronous,
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationDigital Systems Laboratory 1 IE5 / WS 2001
Digital Systems Laboratory 1 IE5 / WS 2001 university of applied sciences fachhochschule hamburg FACHBEREICH ELEKTROTECHNIK UND INFORMATIK digital and microprocessor systems laboratory In this course you
More informationMODELING OF ADC ARCHITECTURES IN HDL LANGUAGES
MODELING OF ADC ARCHITECTURES IN HDL LANGUAGES Marco Oliveira, Nuno Franca Modeling Group, Chipidea Microelectronics, Inc. Taguspark, Edifício Inovação IV, sala 733, 2780-920 Porto Salvo, Portugal Phone
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 6-1 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationLecture 2: Digi Logic & Bus
Lecture 2 http://www.du.edu/~etuttle/electron/elect36.htm Flip-Flop (kiikku) Sequential Circuits, Bus Online Ch 20.1-3 [Sta10] Ch 3 [Sta10] Circuits with memory What moves on Bus? Flip-Flop S-R Latch PCI-bus
More informationHOLITA HDLC Core: Datasheet
HOLITA HDLC Core: Datasheet Version 1.0, July 2012 8-bit Parallel to Serial Shift 8-bit Serial to Parallel Shift HDLC Core FSC16/32 Generation Zero Insert Transmit Control FSC16/32 Check Zero Deletion
More information013-RD
Engineering Note Topic: Product Affected: JAZ-PX Lamp Module Jaz Date Issued: 08/27/2010 Description The Jaz PX lamp is a pulsed, short arc xenon lamp for UV-VIS applications such as absorbance, bioreflectance,
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationBlock Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset underflow Supplied as human readable VHDL (or Verilog) source code Simple FIFO input interface
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More informationTSIU03, SYSTEM DESIGN. How to Describe a HW Circuit
TSIU03 TSIU03, SYSTEM DESIGN How to Describe a HW Circuit Sometimes it is difficult for students to describe a hardware circuit. This document shows how to do it in order to present all the relevant information
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationExercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE
Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar
More informationEECS150 - Digital Design Lecture 10 - Interfacing. Recap and Topics
EECS150 - Digital Design Lecture 10 - Interfacing Oct. 1, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationCHAPTER 3 EXPERIMENTAL SETUP
CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software
More informationThe Project & Digital Video. Today. The Project (1) EECS150 Fall Lab Lecture #7. Arjun Singh
The Project & Digital Video EECS150 Fall2008 - Lab Lecture #7 Arjun Singh Adopted from slides designed by Greg Gibeling and Chris Fletcher 10/10/2008 EECS150 Lab Lecture #7 1 Today Project Introduction
More information[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication
More informationA Combined Combinational-Sequential System
A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter
More informationDigital Design and Computer Architecture
Digital Design and Computer Architecture Lab 0: Multicycle Processor (Part ) Introduction In this lab and the next, you will design and build your own multicycle MIPS processor. You will be much more on
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationEE 209 Lab 7 A Walk-Off
EE 209 Lab 7 A Walk-Off Introduction In this lab you will complete the control unit and datapath for a simple crosswalk controller that was discussed in class. You should work on this lab INDIVIDUALLY!
More informationECE 270 Lab Verification / Evaluation Form. Experiment 9
ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and
More informationECE337 Lab 4 Introduction to State Machines in VHDL
ECE337 Lab Introduction to State Machines in VHDL In this lab you will: Design, code, and test the functionality of the source version of a Moore model state machine of a sliding window average filter.
More informationBlock Diagram. 16/24/32 etc. pixin pixin_sof pixin_val. Supports 300 MHz+ operation on basic FPGA devices 2 Memory Read/Write Arbiter SYSTEM SIGNALS
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC or SoC Supplied as human readable VHDL (or Verilog) source code Output supports full flow control permitting
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationCS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm
CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type
More informationAn automatic synchronous to asynchronous circuit convertor
An automatic synchronous to asynchronous circuit convertor Charles Brej Abstract The implementation methods of asynchronous circuits take time to learn, they take longer to design and verifying is very
More informationRyerson University Department of Electrical and Computer Engineering EES508 Digital Systems
1 P a g e Ryerson University Department of Electrical and Computer Engineering EES508 Digital Systems Lab 5 - VHDL for Sequential Circuits: Implementing a customized State Machine 15 Marks ( 2 weeks) Due
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationGood afternoon! My name is Swetha Mettala Gilla you can call me Swetha.
Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha. I m a student at the Electrical and Computer Engineering Department and at the Asynchronous Research Center. This talk is about the
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1
More informationDebugging of Verilog Hardware Designs on Altera s DE-Series Boards. 1 Introduction. For Quartus Prime 15.1
Debugging of Verilog Hardware Designs on Altera s DE-Series Boards For Quartus Prime 15.1 1 Introduction This tutorial presents some basic debugging concepts that can be helpful in creating Verilog designs
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationPROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS
PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS Application Note ABSTRACT... 3 KEYWORDS... 3 I. INTRODUCTION... 4 II. TIMING SIGNALS USAGE AND APPLICATION... 5 III. FEATURES AND
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationECE 270 Lab Verification / Evaluation Form. Experiment 8
ECE 270 Lab Verification / Evaluation Form Experiment 8 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and
More informationAPPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationTHE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING
THE LXI IVI PROGRAMMIG MODEL FOR SCHROIZATIO AD TRIGGERIG Lynn Wheelwright 3751 Porter Creek Rd Santa Rosa, California 95404 707-579-1678 lynnw@sonic.net Abstract - The LXI Standard provides three synchronization
More informationFSM Cookbook. 1. Introduction. 2. What Functional Information Must be Modeled
FSM Cookbook 1. Introduction Tau models describe the timing and functional information of component interfaces. Timing information specifies the delay in placing values on output signals and the timing
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report
ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras Group #4 Prof: Chow, Paul Student 1: Robert An Student 2: Kai Chun Chou Student 3: Mark Sikora April 10 th, 2015 Final
More informationCheckpoint 1 AC97 Audio
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Checkpoint 1 AC97 Audio 1.0 Motivation One of the most difficult aspects of digital
More informationSTB Front Panel User s Guide
S ET-TOP BOX FRONT PANEL USER S GUIDE 1. Introduction The Set-Top Box (STB) Front Panel has the following demonstration capabilities: Pressing 1 of the 8 capacitive sensing pads lights up that pad s corresponding
More informationTutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on
More informationCS 254 DIGITAL LOGIC DESIGN. Universal Asynchronous Receiver/Transmitter
CS 254 DIGITAL LOGIC DESIGN Universal Asynchronous Receiver/Transmitter Team Members 1. 130050001: Ghurye Sourabh Sunil 2. 130050023: Nikhil Vyas 3. 130050037: Utkarsh Mall 4. 130050038: Mayank Sahu 5.
More informationVerification Methodology for a Complex System-on-a-Chip
UDC 621.3.049.771.14.001.63 Verification Methodology for a Complex System-on-a-Chip VAkihiro Higashi VKazuhide Tamaki VTakayuki Sasaki (Manuscript received December 1, 1999) Semiconductor technology has
More informationElectrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1
Electrical & Computer Engineering ECE 491 Introduction to VLSI Report 1 Marva` Morrow INTRODUCTION Flip-flops are synchronous bistable devices (multivibrator) that operate as memory elements. A bistable
More informationContents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
More informationECSE-323 Digital System Design. Datapath/Controller Lecture #1
1 ECSE-323 Digital System Design Datapath/Controller Lecture #1 2 Synchronous Digital Systems are often designed in a modular hierarchical fashion. The system consists of modular subsystems, each of which
More informationTask 4_B. Decoder for DCF-77 Radio Clock Receiver
Embedded Processor Lab (EIT-EMS-546-L-4) Task 4_B FB Elektrotechnik und Informationstechnik Prof. Dr.-Ing. Norbert Wehn Dozent: Uwe Wasenmüller Raum 12-213, wa@eit.uni-kl.de Task 4_B Decoder for DCF-77
More informationThe University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab
The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,
More informationUNIT-3: SEQUENTIAL LOGIC CIRCUITS
UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More information