Efficient Building Blocks for Reversible Sequential
|
|
- Kevin Douglas
- 5 years ago
- Views:
Transcription
1 Effiient Building Bloks for Reversile Sequentil Ciruit Design Siv Kumr Sstry Hri Shym Shroff Sk. Noor Mhmmd V. Kmkoti Reonfigurle nd Intelligent Systems Engineering Group, Deprtment of Computer Siene nd Engineering, Indin Institute of Tehnology, Mdrs, Chenni , Indi. Emil: km@s.iitm.ernet.in Telephone: (9) , Fx: (9) Astrt- Reversile logi is gining interest in the reent pst due to its less het dissipting hrteristis. It hs een proved tht ny Boolen funtion n e implemented using reversile gtes. In this pper we propose set of si sequentil elements tht ould e used for uilding lrge reversile sequentil iruits leding to logi nd grge redution y ftor of 2 to 6 when ompred to existing reversile designs reported in the literture. Keywords: Reversile Logi, Reversile Gte, Power Dissiption, Flip-Flop, Grge. I. INTRODUCTION Energy dissiption is eoming mjor rrier in the evolving nno-omputing er. As reversile logi ensures low energy dissiption [] [2] it hs gined importne in the reent pst. An opertion is sid to e physilly reversile if there is no energy to het onversion nd no hnge in entropy. On sme lines, reversile logi omputtion implies tht no informtion out the omputtionl stte n ever e lost. R. Lnduer [3] hs shown tht for every it of informtion tht is ersed during n irreversile logi omputtion ktln2 joules of het energy is generted, where k is the Boltzmnn onstnt nd T is the temperture in kelvin t whih the system is operting. C. H. Bennett [] showed tht the ktln2 mount of energy dissiption would not our if omputtion is rried out in reversile wy. A reversile gte is logil ell tht hs the sme numer of inputs nd outputs with ijetive mpping etween the input nd output vetors. Diret fn-outs from the reversile gte nd feedks from gte output diretly to its inputs re not permitted. A reversile gte with n-inputs nd n- outputs is lled n x n reversile gte. An elorte list of reversile gtes studied in the literture is presented in [5]. Some prominent mong them re the Feynmn gte [6] (Figure ()), the Toffoli Gte [7] (Figure ()), the Fredkin gte [8] (Figure ()), the Kerntopf gte [5] nd the Mrgolus gte [9]. Some of the prominent CMOS-sed implementtion tehniques for reversile iruits reported in the literture inlude the Chrge Reovery Logi (CRL) [], the Split-Level Chrge Reovery Logi (SCRL) [], the Reversile Energy Reovery () () () ED Fig.. Reversile Gtes: () Feynmn () Toffoli () Fredkin Logi (RERL) iruits [2] [3] nd the nmos Reversile Energy Reovery Logi (nrerl) []. In ddition, optoeletroni nd nnoeletroni implementtions of reversile gtes were lso found in the literture [5] [6]. There is reltively little progress in the synthesis of reversile gtes. A omprehensive survey of synthesis tehniques for reversile logi long with inry deision digrm-sed inrementl lgorithm for reversile logi synthesis is presented in [7]. An importnt metri for evluting reversile iruits is the Grge ount. Grge is defined s the numer of outputs dded to mke n n-input k-output Boolen funtion ((n, k) funtion) reversile [8]. Hene, one of the mjor issues in designing reversile iruit is grge minimiztion. II. AN UNIVERSAL REVERSIBLE GATE In this setion we propose new universl reversile logi gte s shown in Figure 2. The truth tle for the sme s shown in Tle I, implies ijetive mpping etween the input nd output vetors. Hene, the gte is reversile. It is esy to infer from Figure 2 tht y setting input to logi, the AND nd OR funtions of nd re relized t outputs oi nd 3 respetively. Similrly, y setting input to logi, the NAND nd NOR funtionlities n e relized. There re ertin importnt dvntges of this new gte /6/$2. 26 IEEE. 37
2 It hs een proved tht relizing oth NOR nd NAND funtionlities on the sme reversile gte is dvntgeous for synthesizing multivlued reversile logi [5]. Aprt from this, the gte proves to e very hndy for designing sequentil elements like the RS lth s disussed in the following setions. In the rest of this pper URG will denote the proposed reversile gte shown in Figure 2. Proposed Design Existing Design 2 2 Improvement ftor 2 2 TABLE II COMPARISON OF PROPOSED RS LATCH WITH - C Fig. 2. f(+) ED() The New Gte (G) The dvntge of using URG is tht we n design oth the NAND Lth nd NOR Lth using the sme si unit. The existing design did not utilize the sme output oming out of the reversile gte. Insted they were expliitly produing n dditionl fn-out y using n extr reversile gte mking the iruit omplex nd ostly. The omprison of the proposed design nd the existing design is shown in Tle II o l o 2 O 3 S- () () TABLE I TRUTH TABLE NEW GATE (G) III. REVERSIBLE SEQUENTIAL CIRCUITS Very little previous reserh hs een done on designing sequentil iruits using reversile logi. Synthesis of sequentil iruits is very different from tht of omintionl iruits. The diffiulty rise from the ft tht sequentil iruits require feedk from one of the outputs nd reversile logi gtes do not llow fn-out of more thn one. The most reently reported work [9] in this topi fouses on the onstrution of reversile sequentil iruits y repling the irreversile gtes of norml irreversile sequentil iruit with the pproprite reversile gtes. The study did not fous on the optimiztion in terms of logi gtes nd grge minimiztion. In this pper we propose set of si sequentil elements tht ould e used for uilding lrge reversile sequentil iruits leding to logi nd grge redution y ftor of 2 to 6 when ompred to those proposed in [9]. IV. RS LATCH In this setion we propose reversile iruit designs for RS Lth. The NOR Lth iruit is shown in Figure 3(). Eh NOR gte is repled with URG nd the iruit design is shown in Figure 3(). The iruit shown in Figure 3() is si NAND Lth. The reversile NAND Lth design using the Toffoli gte is shown in Figure 3(e) nd the design using URG is shown in Figure 3(d). () Fig. 3. Lthes () NOR () Reversile NOR () NAND (d) Reversile NAND (e) Reversile NAND lth using toffoli Q V. D FLIP-FLOP In this setion we design reversile positive level triggered D Flip-Flop. The truth tle of D Flip-Flop is shown in Tle III. The design of the D Flip-Flop is shown in Figure. A Fredkin gte is used s 2: mux nd the Feynmn gte is used for getting fn-out of 2. Similrly, we design negtive level triggered D Flip-Flop. The design of the negtive level triggered D Flip-Flop is shown in Figure 5. The power of the Fredkin gte tht it n t s 2: mux for oth the selet nd the NOT of selet t the (d) 38
3 enle d Q x Q(t-l) TABLE III POSITIVE LEVEL TRIGGERED DATA FLIP-FLOP enle j k Q no-hnge Toggle x x no-hnge TABLE V POSITIVE LEVEL TRIGGERED JK FLIP-FLOP Fig.. Reversile positive level triggered D Flip-Flop sme time hs een exploited. The proposed design requires less numer of logi gtes nd the grge generted is lso lesser s ompred to the older designs. Tle IV ompres the proposed design nd the existing design. If we design the D Flip-Flop y using the design of the RS nd y setting R nd S vlues ppropritely we inur lrge omplexity in the iruit, hene we hve designed the iruit from the logi nd did not extend the design of RS Lth. VI. JK FLIP-FLOP In this setion we design reversile level triggered JK Flip- Flop. The truth tle for JK Flip-Flop is shown in Tle V. From the truth tle we see tht the JK Flip-Flop is sme s D Flip-Flop with D = JQ + KQ. By oserving the formul JQ + KQ we see tht it is 2: mux with inputs s J nd K nd selet line s Q. Hene, we ple Fredkin gte nd Feynmn gte for getting NOT of K. The design of positive level triggered JK Flip-Flop is shown in Figure 6. Similrly, we n design negtive level triggered JK Flip-Flop. The proposed designs require less numer of logi gtes ompred to older designs nd the grge generted y the proposed design is lso muh less thn the existing design. Tle VI ompres the proposed design nd the existing design. If we design the JK Flip-Flop y using the design of Fig. 5. Reversile negtive level triggered D Flip-Flop Proposed Design 2 2 Existing Design 7 8 Improvement ftor 3.5 TABLE IV COMPARISON OF PROPOSED D FLIP-FLOP WITH Proposed Design Existing Design 2 Improvement ftor TABLE VI COMPARISON OF PROPOSED JK FLIP-FLOP WITH the RS nd y setting R nd S vlues ppropritely we inur lrge omplexity in the iruit. Hene we hve designed the iruit from the logi nd did not extend the design of RS Lth. K - Enle o Feynmn J Fredkin Fredkin Fredkin ~~~K Fig. 6. Reversile positive level triggered JK Flip-Flop VII. LQ T FLIP-FLOP In this setion we design reversile level triggered T Flip-Flop. From the truth tle of T Flip-Flop (Tle VII) we n sy tht the T Flip-Flop is sme s D Flip-Flop with D = T+ Q. Hene, y utilizing the effiient design of D Flip-Flop we onstrut T Flip-Flop y dding the funtionlity to D. The XOR funtionlity is dded y single Feynmn gte. The design of positive level triggered T Flip-Flop is shown in Figure 7. Similrly, we n design negtive level triggered T Flip-Flop. The proposed design requires lesser numer of logi gtes nd the grge generted is lso less s ompred to the existing design. Tle VIII ompres the proposed design nd the existing design. enle t Q(t -) Q I xi x IIno-hngeI TABLE VII POSITIVE LEVEL TRIGGERED T FLIP-FLOP 39
4 TfQ Fig. 7. Reversile positive level triggered T Flip-Flop Proposed Design Existing Design Improvement ftor 5.66 TABLE X COMPARISON OF PROPOSED MASTER-SLAVE D FLIP-FLOP WITH Proposed Design 3 2 Existing Design 2 Improvement ftor TABLE VIII COMPARISON OF PROPOSED T FLIP-FLOP WITH Clok j k Q pos -edge no-hnge pos-edge pos-edge pos-edge Toggle neg-edge x x no-hnge TABLE XI POSITIVE EDGE TRIGGERED JK FLIP-FLOP VIII. MASTER-SLAVE D FLIP-FLOP In this setion we propose the onstrution of Mster- Slve edge triggered D Flip-Flop using reversile gtes. The onstrution of the mster-slve D Flip-Flop is shown in Figure 8. The truth tle of the positive edge triggered D Flip- Flop is shown in Tle IX. It n e esily verified tht the onstrutions meets the desired hrteristis of the positive edge triggered D Flip-Flop. Similrly, we n onstrut the negtive edge triggered D Flip-Flop. There is no expliit mention of the reversile edge triggered D Flip-Flop. If we do the nive onstrution y repling every irreversile gte y pproprite reversile gte, then the numer of gtes in the design will e 6 nd the grge outputs will e 7. The omprison is shown in the Tle X. IX. MASTER-SLAVE JK FLIP-FLOP In this setion we propose the onstrution of Mster-Slve JK Flip-Flop using reversile gtes. The truth tle is shown in Tle XI. The design is shown in the Figure 9. We dded Fredkin gte nd Feynmn gte to get the funtionlity of JQ + KQ. The omprison of the proposed design with the existing ones is shown in the Tle XII. Clok X. MASTER-SLAVE T FLIP-FLOP In this setion we propose the onstrution of Mster-Slve T Flip-Flop using reversile gtes. The truth tle is shown in the Tle XIII. The design is shown in the Figure. We dded Feynmn gte to get the desired funtionlity of TeQ. The omprison of the proposed design with the existing ones is shown in the Tle XIV. There is no expliit mention of the reversile edge triggered T Flip-Flop. If we do the nive onstrution y repling every irreversile gte y pproprite reversile gte, then the numer of gtes in the design nd the grge outputs will e 8. The omprison is shown in the Tle XIV. XI. CONCLUSIONS The pper proposed the design of new reversile logi gte whih is shown to e dvntgeous for synthesizing multivlued reversile logi [5]. The proposed reversile gte is utilized for effiiently designing the RS lth. The pper proposes the designs of the reversile Flip-Flops nd Lth using the proposed gte, Fredkin gte, Toffoli gte Proposed Design 6 6 Existing Design 8 2 Improvement ftor D Fig. 8. Reversile positive edge triggered D Flip-Flop Clok d Q (t) pos-edge pos-edge neg-edge x Q(t- ) TABLE IX POSITIVE EDGE TRIGGERED DATA FLIP-FLOP TABLE XII COMPARISON OF PROPOSED MASTER-SLAVE JK FLIP-FLOP WITH Clok T Q (t) pos-edge Q(t l) pos-edge Q(t- ) neg-edge x - Q(t- ) TABLE XIII POSITIVE EDGE TRIGGERED T FLIP-FLOP
5 K Q Fig. 9. Reversile positive edge triggered JK Flip-Flop Fig.. Reversile positive edge triggered T Flip-Flop Proposed Design 5 3 Existing Design 8 8 Improvement ftor TABLE XIV COMPARISON OF PROPOSED MASTER-SLAVE T FLIP-FLOP WITH nd the Feynmn gte. The designs re ompred with the existing design nd re shown to e hve n improvement y ftor of 2 to 6. The proposed designs utilized the ft tht the reversile iruits onstruted from the logi re etter in terms of logi omplexity nd grge minimiztion thn the one otined y onverting the irreversile designs y repling gtes ppropritely. The proposed designs re highly optimized. The numer of grge outputs generted nd the numer of gtes used in the designs re very smll s ompred to the erlier implementtions. REFERENCES [] R. W. Keyes nd R. Lnduer, "Miniml energy dissiption in logi," IBM J. Reserh nd Development, pp , Mrh 97. [2] C. H. Bennett, "Notes on the history of reversile omputtion," IBM J. Reserh nd Development, vol. 32, pp. 6-23, Jnury 988. [3] R. Lnduer, "Irreversiility nd het genertion in the omputing proess," IBM J. Reserh nd Development, vol. 3, pp. 83-9, July 96. [] C. H. Bennett, "Logil reversiility of omputtion," IBM J. Reserh nd Development, pp , Novemer 973. [5] P. Kemtopf, "Synthesis of multipurpose reversile logi gtes," Euromiro Symposium on Digitl System Design (DSD'2), pp , 22. [6] R. Feynmn, "Quntum mehnil omputers," Optis News, vol., pp. -2, 985. [7] T. Toffoli, "Reversile omputing," Automt, Lnguges nd Progrmming, pp , 98. [8] E. Fredkin nd T. Toffoli, "Conservtive logi," Int'l Journl of Theoretil Physis, vol. 2, pp , 982. [9] N. Mrgolus, "Physis nd omputtion," Ph. D. Thesis, Msshusetts Institute of Tehnology, Cmridge, MA, 988. [] S. G. Younis nd T. F. Knight, "Prtil implementtion of hrge reovering symptotilly zero power mos," Proeeding of the 993 symposium on Reserh on integrted systems, MIT press, pp , 993. [], "Asymptotilly zero energy split-level hrge reovery logi," Pro. Workshop Low Power Design, Np Vlley Cliforni, pp , 99. [2] J. Lim, K. Kwon, nd S.-I. Che, "Reversile energy reovery logi iruit without non-diti energy loss," Eletroni Letters, vol. 3, No., pp. 3-36, Ferury 998. [3] J. Lim, D.-G. Kim, nd S.-I. Che, "Reversile energy reovery logi iruits nd its 8-phse loked power genertor for ultr-low-energy pplitions," IEICE Trns. Eletron, vol. E82-C, No., pp , April 999. [], "nmos reversile energy reovery logi for ultr-low-energy pplitions," IEEE Journl of Solid-Stte Ciruits, vol. 35, No.6, pp , June 2. [5] P.Piton, "Optoeletroni multi-vlued onservtive logi," Int. Journl of Optil Computing, vol. 2, pp. 9-29, 99. [6] S. Bndyopdhyy, "Nnoeletri implementtions of reversile nd quntum logi," Supperltties nd Mirostrutures, vol. 23, pp. 5-6, 998. [7] P. Kemtopf, "A new heuristi lgorithm for reversile logi synthesis," Design Automtion Conferene, (DAC 2), pp , 2. [8] D. Mslov nd G. W. Duek, "Grge in reversile design of multiple output funtions," In 6th Interntionl Symposium on Representtions nd Methodology of Future Computing Tehnologies, pp. 62-7, Mrh 23. [9] H. Thpliyl nd M. Srinivs, "A eginning in the reversile logi synthesis of sequentil iruits," MAPLD Interntionl Conferene, Septemer 25.
Hierarchical Reversible Logic Synthesis Using LUTs
Hierrhil Reversile Logi Synthesis Using LUTs Mthis Soeken Mrtin Roetteler Nthn Wiee Giovnni De Miheli Integrted Systems Lortory, EPFL, Lusnne, Switzerlnd Mirosoft Reserh, Redmond, WA, USA ABSTRACT Tody
More informationMinimizing FPGA Reconfiguration Data at Logic Level
Southern Illinois University Crondle OpenSIUC Conferene Proeedings Deprtment of Eletril nd Computer Engineering 3-2006 Minimizing FPGA Reonfigurtion Dt t Logi Level Krishn Rghurmn Southern Illinois University
More informationAutomatic Repositioning Technique for Digital Cell Based Window Comparators and Implementation within Mixed-Signal DfT Schemes
utomti Repositioning Tehnique for Digitl ell sed Window omprtors nd Implementtion within Mixed-Signl DfT Shemes D. De Venuto DEE- Politenio di ri, Itly, d.devenuto@polib.it M. J. Ohletz MI Semiondutor,
More informationCPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationChapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationDESIGN AND ANALYSIS OF FLIP-FLOPS USING REVERSIBLE LOGIC
DESIGN AND ANALYSIS OF FLIP-FLOPS USING REVERSIBLE LOGIC R. Jayashree, Dept. of ECE, SRM University, Kattankulathur. jayshreesrec@gmail.com M. Kiran Kumar, Dept. of ECE, SRM University, Kattankulathur.
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationMapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs
Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion
More informationPolitecnico di Torino. Porto Institutional Repository
Politenio i Torino Porto Institutionl Repository [Proeeing] Single-Event Upset nlysis n Protetion in High Spee Ciruits riginl Cittion: Hosseiny M., Lofti-Kmrn P., i Ntle G., i Crlo S., enso., Prinetto
More informationSynthesis of Reversible Sequential Elements
Synthesis of Reversible Sequential Elements Speaker:Kuang-Jung Chang Author: Min-Lun Chuang Chun-Yao Wang Dept. of Computer Science National Tsing Hua University, Taiwan Introduction Outline Background
More informationUnit 10: I don t feel very well
Unit 10: I don t feel very well 10 1 The story: We meet Clire, phrmist, nd Greg, ustomer t the phrmy. Greg initilly goes to the phrmy to get something for hedhe, ut then he flls for Clire nd goes k repetedly
More informationApplications to Transistors
CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,
More informationDIGITAL CIRCUIT COMBINATORIAL LOGIC
DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationInternational Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015
International Journal of Modern Trends in Engineering and esearh www.ijmter.om e-iss o.:349-9745, Date: -4 July, 5 A eview on VLSI Implementation of Multiplierless FI Filter ased On Distriuted Arithmeti
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationDesigns and Implementations of Low-Leakage Digital Standard Cells Based on Gate- Length Biasing
Researh Journal of pplied Sienes, Engineering and Tehnology 5(10): 2957-2963, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Sientifi Organization, 2013 Submitted: September 15, 2012 epted: Otober 31,
More informationDesign of Testable Reversible Toggle Flip Flop
Design of Testable Reversible Toggle Flip Flop Mahalakshmi A M.E. VLSI Design, Department of Electronics and Communication PSG college of technology Coimbatore, India Abstract In this paper, the design
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationDepartment of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationA New Gate for Optimal Fault Tolerant & Testable Reversible Sequential Circuit Design
A New Gate for Optimal Fault Tolerant & Testable Reversible Sequential Circuit Design A Dissertation Submitted in partial fulfillment for the award of the Degree of Master of Technology in Department of
More informationLow Power Different Sense Amplifier Based Flip-flop Configurations implemented using GDI Technique
International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Low Power Different Sense Amplifier Based Flip-flop Configurations implemented using GDI Technique Priyanka
More informationSTANDARD CONSTRUCTION DETAILS TRAFFIC REVISED MAY 2017 DEPARTMENT OF ENGINEERING
STNDRD ONSTRUTION DETILS TRFFI REVISED MY 2017 DEPRTMENT OF ENGINEERING TRFFI LNE UTTON LYOUT PLN... SD-T01 TYPE III PERMNENT RRIDE DETIL... SD-T02 TYPIL PPLITION TO TRNSITION ROSS MEDIN OPENING... SD-T03
More informationScienceDirect. Suppression of higher order modes in an array of cavities using waveguides
Aville online t www.sienediret.om SieneDiret Physis Proedi 74 (2015 ) 116 123 Conferene of Fundmentl Reserh nd Prtile Physis, 18-20 Ferury 2015, Mosow, Russin Federtion Suppression of higher order modes
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 1/25 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationLAB #4 SEQUENTIAL LOGIC CIRCUIT
LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationLAB 7. Latches & Flip Flops
بسام عب د الكريم جاد هللا النبريص Bass am Ak J Alnabr iss Islamic University of Gaza Faculty of Engineering Computer Engineering Dept. Digital Design Lab : ECOM 2112 Fall 2016 Eng. Bassam Nabriss LAB 7
More informationMUX AND FLIPFLOPS/LATCHES
MUX AN FLIPFLOPS/LATCHES BY: SURESH BALPANE Multiplexers 2:1 multiplexer chooses between two inputs S 1 0 Y 0 X 0 0 0 0 0 X 1 1 1 0 X 0 1 1 X 1 1 1 S Y @BALPANECircuits and Slide 2 Gate-Level Mux esign
More informationR13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationB. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)
B. Sc. III Semester (Electronics) - (2013-14) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) Section-[A] i. (B) ii. (A) iii. (D) iv. (C) v. (C) vi. (C) vii. (D) viii. (B) Ans-(ix): In JK flip flop
More informationFlip-Flops and Registers
The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning. Flip-Flops and
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationA Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips
A Wave-Pipelined On-hip Interonnet Struture for Networks-on-Chips Jiang Xu and Wayne Wolf Dept. of ELE, Prineton University jiangxu@prineton.edu, wolf@prineton.edu Abstrat The paper desribes a strutured
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationFinal Project: Musical Memory
Final Projet: Musial Memory Jeff Kaufman May 12, 2008 Astrat This paper presents a mahine learning system for notes, apale of learning some aspets of tunes. Input is in the form of notes played on a penny
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
More informationDevelopment of High-quality Large-size Synthetic Diamond Crystals
NEW MATERIALS Development of High-qulity Lrge-size Syntheti Dimond Crystls Hitoshi SUMIYA, Nohiro TODA nd Shuihi SATOH High-qulity, lrge-size type dimond rystls up to 8 rts (up to 10 mm in dimeter) hve
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationRangkaian Sekuensial. Flip-flop
Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationB.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV
B.Tech CSE Sem. 3 5CS22 DIGITAL SYSTEM DESIGN (Regulations 25) UNIT -IV SYNCHRONOUS SEQUENTIAL CIRCUITS OUTLINE FlipFlops SR,D,JK,T Analysis of Synchronous Sequential Circuit State Reduction and Assignment
More informationMODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More information100 Points. (To be performed the week of March 18, 2013)
Name: I# ate ubmitted: Lab ection # E 2441 Introduction to igital Logic pring emester 2013 Lab Number 7 An Introduction to ynchronous ircuits 100 Points (To be performed the week of March 18, 2013) E 2441
More informationSequencer devices. Philips Semiconductors Programmable Logic Devices
hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic
More informationModified Ultra-Low Power NAND Based Multiplexer and Flip-Flop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 06 December 2015 ISSN (online): 2349-784X Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop Amit Saraswat Chanpreet
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationSynthesis of Sequential Reversible Circuits through Finite State Machine
Synthesis of Sequential Reversible Circuits through Finite State Machine A Dissertation Submitted in partial fulfillment for the award of degree of Master of Technology (with specialization in Computer
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationCH 11 Latches and Flip-Flops
CH Latches and Flip-Flops Flops Lecturer : 吳安宇 Date : 25.2.2 Ver.. ACCESS IC LAB v. Introduction v.2 Set-Reset Latch v.3 Gated D Latch Outline v.4 Edge-Triggered D Flip-Flop v.5 S-R Flip-Flop v.6 J-K Flip-Flop
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationThe Role of the Federal Reserve in the Economy. A. I d like to try to answer some of the questions that I often hear people ask:
Presenttion to the Psden Business Community o-sponsored y the Psden Chmer of Commere Hilton Hotel, Psden, Cliforni For delivery Wednesdy, My 1, 2002, 8:10 AM Pifi Time, 11:10 AM Estern By Roert T. Prry,
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationModule 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.
Module 4:FLIP-FLOP Quote of the day Never think you are nothing, never think you are everything, but think you are something and achieve anything. Albert Einstein Sequential and combinational circuits
More informationDIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)
DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS) 1 iclicker Question 16 What should be the MUX inputs to implement the following function? (4 minutes) f A, B, C = m(0,2,5,6,7)
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationEEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #9: Sequential Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Review: Static CMOS Logic Finish Static CMOS transient analysis Sequential
More informationANSWER: POINTS: 1 REFERENCES: 2 LEARNING OBJECTIVES: STAT.HEAL Describe the limited but crucial role of statistics in social research.
1. In soil reserh the purpose of sttistis is to. prove tht the reserh theory is orret.. vlite the reserh projet esign.. mnipulte n nlyze t.. ensure eptne y the sientifi ommunity. REFERENCES: 2 2. Without
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006
UNIVERSIT OF CLIFORNI, DVIS Department of Electrical and Computer Engineering EEC180 DIGITL SSTEMS I Winter 2006 L 5: STTIC HZRDS, LTCHES ND FLIP-FLOPS The purpose of this lab is to introduce a phenomenon
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationA clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. 1 The length of time the clock is high before changing states is its
More informationOutline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design
Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationLOGICAL FOUNDATION OF MUSIC
LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex
More informationMultiplexor (aka MUX) An example, yet VERY useful circuit!
Multiplexor (aka MUX) An example, yet VERY useful circuit! A B 0 1 Y S A B Y 0 0 x 0 0 1 x 1 1 x 0 0 1 x 1 1 S=1 S=0 Y = (S)? B:A; Y=S A+SB when S = 0: output A 1: output B 56 A 32-bit MUX Use 32 1-bit
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationInteractions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban
Interctions of Folk Melody nd Trnsformtionl (Dis)continuities in Chen Yi s B Bn John Roeder University of British Columi Chinese twelvetone composers ] vried esthetic principles re t the core of their
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15
ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS 1 Classes of Logic Circuits two stable op. pts. Latch level triggered. Flip-Flop edge triggered. one stable op. pt. One-shot single pulse output no stable op.
More informationThe Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the
The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationA.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT
.R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationPRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:
Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)
More informationImprove Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ T Flip-Flops & JK Flip-Flops CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander
More informationSynchronising Word Problem for DFAs
Synchronising Word Prolem for DFAs Automt Theory nd Computility Rghunndn M. A. Deprtment of Computer Science nd Automtion Indin Institute of Science, nglore rghunndn.m@gmil.com August 26, 2011 Tle of Contents
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationLCD Data Projector VPL-S500U/S500E/S500M
LCD Dt Projector VPL-S500U/S500E/S500M Sony presents to you... In tody s world it is esy to crete n impctful nd colorful presenttion full of chrts grphics video clips nd nimtions. To deliver these effective
More information