Mixed signal systems and integrated circuits
|
|
- Merryl George
- 6 years ago
- Views:
Transcription
1 Mixed signal systems and integrated circuits Akira Matsuzawa Tokyo Institute of Technology 9/28/2007 A. Matsuzawa 1
2 Contents Mixed signal systems High speed A/D converters High speed D/A converters Sigma delta A/D and D/A converters Wireless systems and RF CMOS circuits PLL and related systems 9/28/2007 A. Matsuzawa 2
3 Aim of this lecture Understanding basic current mixed signal systems Wireless transceiver Understanding basic mixed signal circuit building blocks: basic operation method and basic design method A/D and D/A converter Sigma-delta modulation Phase Lock Loop and Delay Lock Loop Low Noise Amplifier Frequency Mixer Voltage Controlled Oscillator and Frequency Synthesizer 9/28/2007 A. Matsuzawa 3
4 1. Mixed signal systems 9/28/2007 A. Matsuzawa 4
5 Current electronics and mixed signal technology 9/28/2007 A. Matsuzawa 5
6 Exciting digital consumer electronics world New consumer electronics era has been emerged. Key technologies are digital multimedia and System on a Chip. Broadcasting Communication Network Exciting Multimedia with System LSI Solutions Storage Media Anywhere Audio and Video Better Look Better Sound Higher Quality Media Processor Anytime Semiconductor Technology System and Software Technologies 9/28/2007 A. Matsuzawa 6
7 LCD Driver LCD driver is a simple example of mixed signal LSI LCD Drivers 9/28/2007 A. Matsuzawa 7
8 LCD Driver LCD driver is an array of DA converters Cotroler 6bit *R,G,B*2=36bit Start Carry #1 #2 #8 Shift Resigter 64 D00-07 D20-27 D40-47 D10-17 D30-37 D50-57 Flip- Flop Flip- Flop 6bits*3=18 6bits*3=18 selector bits*3= * 6 bits Latch 384 * 6 bits Latch * 6 bits level shifter 384 * Voltage Scalling DA Converter 384 output XGA: 1024*RGB (=3072) 3072/384=8LSIs subpixel pixel 9/28/2007 A. Matsuzawa 8
9 Image of current electronics Digital consumer electronics and networking drive current electronics. DAB IEEE 1394, USB, Blue tooth, Wireless LAN CS/BS Digital TV ITS ADSL, FTTH Network HII Station Digital TV Ethenet Home network W-CDMA Home Server DVC DVD 9/28/2007 A. Matsuzawa 9
10 Mixed signal technology :Digital networking Mixed signal technology enables high speed digital networking. Data conversion Data and clock recovery Equalization Noise cancellation Encryption Error correction Analog Line I/F DAC DAC DAC DAC Pulse Shaping 6b, 125MHz ADC, DAC Digital TX1 TX2 TX3 TX4 Side-stream Scramber & Trellis,Viterbi Symbol Encoder 250Mbaud (PAM-5) ADC ADC Clock Recovery FFE Slicer DFE Side-stream Descramber & Trellis, Viterbi decoder Analog circuit Digital circuit Echo Canceller 3-NEXTCanceller 9/28/2007 A. Matsuzawa 10
11 x-dsl ADSL and VDSL use the mixed signal technology 9/28/2007 A. Matsuzawa 11
12 Mixed signal tech. ; Digital read channel Digital storage also needs high speed mixed signal technologies. Variable Variable Gain Gain Amp. Amp. Analog Analog Filter Filter A to to D Converter Converter Digital Digital FIR FIR Filter Filter Viterbi Viterbi Error Error Correction Correction Data Out Data In (Erroneous) Pickup signal Voltage Voltage Controlled Controlled Oscillator Oscillator Clock Clock Recovery Recovery Data Out (No error) Analog circuit Digital circuit 9/28/2007 A. Matsuzawa 12
13 Mixed signal SoC for DVD RAM system This enables high readability for weak signal from DVD RAM pickup. World fastest and highly integrated mixed signal CMOS SoC 0.18um- edram 24M Tr 16Mb DRAM 500MHz Mixed Signal Goto, et al., ISSCC /28/2007 A. Matsuzawa 13
14 Mixed signal SoC Mixed signal SoC can realize full system integration for DVD application. Embedded analog is the key. 0.13um, Cu 6Layer, 24MTr CPU System Controller VCO ADC CPU2 Front-End Analog FE +Digital R/C PRML Read Channel Servo DSP AV Decode Processor Pixel Operation Processor IO Processor Gm-C Filter Back -End Analog Front End Okamoto, et al., ISSCC /28/2007 A. Matsuzawa 14
15 Recent developed mixed signal CMOS LSIs 5G RF LAN 12b 50MHz ADC 2ch 12b 50MHz DAC 2ch Digital network 1394b (1GHz) AFE (Analog Front End) AFE for Digital Camera 12b 20MHz ADC+AGC AFE for ADLS 12b 20MHz ADC+DAC 2GHz RF CMOS 9/28/2007 A. Matsuzawa 15
16 Application area in mixed signal CMOS tech. Almost all the products need mixed signal CMOS LSI tech. Wireless Network Communication Recording Output Input Wired Cellular phone: PDC, W-CDMA RR-Net: Bluetooth, IEEE Broad cast: STB, DTV, DAB Optical:FTTH, OC-xx Metal: ADSL, VDSL, Power line modem Serial: IEEE1394, USB, Ethernet Parallel: DVI, LVDS DVD, VDC, HDD LCD, PDP, EL, Audio drive Camera, Others Power supply Switching supply, Every LSIs (On-chip) 9/28/2007 A. Matsuzawa 16
17 Digital technology in real world Digital signal suffers heavy damage in real world. But, digital can address this issue by own advantages, but needs the help of analog tech. Pure digital Advantages of Digital Tech. High robustness Programmability Time shift (memory) Error correction High Scalability Media (Cable, Disc, Air, etc) Mixed Mixed signal signal technology (Analog+Digital) Noise Distortion Interference Limited bandwidth Real world Damaged digital Reconstruction Not only digital, but also analog; ADC, DAC, Filter, and PLL are needed Recovered digital 9/28/2007 A. Matsuzawa 17
18 Role of current analog technology The role of current analog technology is an interface between digital technology and outer physical world. Analog supports digital. Clock Generation Analog Physical aspects Digital Meta-physics Outer world Wireless com. (Brain Wired com. Digital signal Processing and control Power supply Interface (Sense and actuate organ; Mouse, Eye, Ear, Nose, etc.) Energy conversion Recording Image Audio Motor Sensor (Digestive organ, Circulatory organ) 9/28/2007 A. Matsuzawa 18
19 Basic technology for digital network and storage Analog and data converter technologies are needed for digital network and digital storage Network Storage media Analog Processing Data Data Converter Communication Communication processing processing Data Data compression RF A/D Converter Optical I/F D/A Converter Cable drive Signal Generation Mod/ Demod Channel select Error correction Protocol Encryption MPEG2, 4 DSP Codec Analog technology Digital technology 9/28/2007 A. Matsuzawa 19
20 Development of ADCs for digital consumer products Performance Index Number Development of ADCs has contributed to the progress of digital consumer electronics Applied System 8b,120MHz 10b,20MHz Bip / BiCMOS CMOS Camera Digital OSC Video Switcher 10b, 30MHz 8b,20MHz 6b, 1GHz 10b, 20MHz, 30mW Digital OSC 10b, 300MHz Video Camera Wide-TV MUSE Receiver '85 '90 '95 6b,800MHz Perfec TV 9/28/2007 A. Matsuzawa 20 Digital Camera 6b, 80MHz 8b, 100MHz DVC DVD
21 Progress in A/D converter; video-rate 10b ADC ADC is a key for mixed signal technology. We have reduced the cost and power of ADC drastically; 1/ 2,000 in Power and 1/200,000 in cost! CMOS technology attained it. dulling past 20 years Conventional product World 1 st 1993 Now Monolithic World lowest power SoC Core Board Level (Disc.+Bip) 20W $ 8,000 Bipolar (3um) 2W $ 800 CMOS (1.2um) 30mW $ 2.00 CMOS (0.15um) 10mW $0.04 Analog Devices Inc. Our development Our development Our development 9/28/2007 A. Matsuzawa 21
22 Power and area reduction of video-rate 10b ADCs Power and area of ADC have been reducing continuously. Currently, ADC can be embedded on a chip Power (mw) Power reduction Flash Two-step 2000 Subranging 1000 Folding/Interpolating 500 Pipeline 200 Look-ahead Pipeline 100 Others Year Area size (mm2) Area reduction Flash 50.0 Two-step 20.0 Subranging Folding/Interpolating 10.0 Pipeline 5.0 Look-ahead Pipeline Others Year 9/28/2007 A. Matsuzawa 22
23 Power and area reduction of video-rate 10b ADCs Power/MHz (mw/mhz) Flash 5.0 Two-step 2.0 Subranging 1.0 Folding/Interpolating Pipeline 0.5 Look-ahead Pipeline 0.2 Others Process node (µm) Area size (mm2) Flash 2.0 Two-step Subranging 1.0 Folding/Interpolating 0.5 Pipeline 0.2 Look-ahead Pipeline Others Process node (µm) M. Hotta et al. IEICE June 9/28/2007 A. Matsuzawa 23
24 Early stage mixed signal CMOS LSI for CE Success of CMOS ADC and DAC enabled low cost mixed signal CMOS LSI. This also enabled low cost and low power digital portable AV products Model: Portable VCR with digital image stabilizing 6b Video ADC Digital Video filter System block diagram 8b low speed ADC;DAC 8b CPU 9/28/2007 A. Matsuzawa 24
25 Mixed signal system: Digital Camera Current camera system uses digital technology. 9/28/2007 A. Matsuzawa 25
26 Ultra-high speed ADCs Ultra-high speed ADCs have been developed. 8b, 120MHz, (1984 World fastest 8b ADC 8b, 600MHz ADC (1991 World fastest 8b ADC 6b, 1GHz ADC (1991 World fastest in production (Dual Parallel method 9/28/2007 A. Matsuzawa 26
27 Digital Oscilloscope Ultra-high speed ADCs have realized Digital Oscilloscopes. 10b 100MHz OSC (1986 8b 1GHz (1994 9/28/2007 A. Matsuzawa 27
28 Progress in high-speed ADC High speed ADC has reduced its power and area down to be embedded. World fastest 6b ADC ISSCC b, 1GHz ADC 2W, 1.5um Bipolar ISSCC World fastest CMOS ADC Reported Pd of CMOS ADCs ISSCC b, 800MHz ADC 400mW, 2mm umCMOS 9/28/2007 A. Matsuzawa 28 Pd/2 N [mw] World lowest Pd HS ADC 7b, 400MHz ADC 50mW, 0.3mm umCMOS mW/Gsps 1mW/Gsps This Work 1 order down 1 10 Conversion rate [x100msps]
29 System: DVD player Current electrical system is complicated and needs analog and memory. High-speed Analog-Digital Analog Optical Disc Optical Head Driver Head Amp Pre Amp Analog Front End Red Laser Photo-receptive Compound Red Laser Unit Read Channel CD DEM ODC Memory 4M DRAM Demodulation ECC AV Decoder Copy Protection 32bit MCU DRAM Embedded 16M SDRAM MPEG 2 Video AC-3 3 Audio Media Core Processor MPEG Algorithm Video Output AC-3 3 Output Stereo Output Servo DSP Servo DSP System Controller MCU System Controller MCU Console Panel First-Gen. Third-Gen. OS API Second-Gen. Fourth-Gen. 9/28/2007 A. Matsuzawa 29
30 Full DVD system integration in 0.13um tech. Advanced mixed signal SoC has been successfully developed. Okamoto, et al., ISSCC um, Cu 6Layer, 24MTr CPU System Controller VCO ADC CPU2 Front-End Analog FE +Digital R/C PRML Read Channel Servo DSP AV Decode Processor Pixel Operation Processor IO Processor Gm-C Filter Back -End Analog Front End 9/28/2007 A. Matsuzawa 30
31 Cost reduction in DVD Recorder One-chip integration for hole DVD system has been realized. This makes circuit board simpler and contribute to the cost down, as well as performance up Model 2003 Model 9/28/2007 A. Matsuzawa 31
32 Scaled CMOS technology Current Scaled CMOS technology is very artistic. Matsushita s 0.13um CMOS technology Gate SiO 2 Seven lattices Si 100nm Transistor Cu Interconnection 9/28/2007 A. Matsuzawa 32
33 CMOS as analog device CMOS has many issues as analog device, but also has a variety of circuit techniques Switch action Low Input current CMOS Bipolar Comment High gm - + CMOS is ¼ of Bip. Low Capacitance + - This results in Cp issue f T + + Almost same Only CMOS can realize switched capacitor circuits Voltage mismatch CMOS is 10x of Bip. 1/f noise CMOS is 10x to 100x of Bip. Low Sub. effect - + Offset cancel Analog calibration Digital calibration Embed in CMOS CMOS has a variety of techniques to address the self issues 9/28/2007 A. Matsuzawa 33
34 GHz operation by CMOS Cutoff frequency of MOS becomes higher than that of Bipolar. Over several GHz operations have attained in CMOS technology Frequency (Hz) 100G 50G 20G 10G 5G 2G 0.35um Cellular Phone 0.25um 0.18um CDMA 0.13um f T 5GHz W-LAN f T : CMOS f T : Bipolar (w/o SiGe) /10 (CMOS ) RF circuits f T /60 (CMOS ) Digital circuits f f T Tpeak gm 2πC vsat 2πL in eff 1G 500M IEEE 1394 D R/C for HDD 200M 100M Year 9/28/2007 A. Matsuzawa 34
35 CMOS technology for over GHz networking Digital consumer needs over GHz wire line networking. CMOS has attained 5Gbps data transfer. World first 1394b transceiver For 1Gbps networking 0.25um 3AL_CMOS Test chip for 5Gbps wire line 0.18um 4AL_CMOS 5Gbps Eye pattern 9/28/2007 A. Matsuzawa 35
36 Basic issue of analog in LSL technology Scaling can realize higher integration and higher speed yet low power for digital circuits. In contrast, analog performance is used to be degraded with scaling. Architectural and circuit technology development has been needed. Performance (Log) Scaling 1 Design Rule (Log) Integration Speed 9/28/2007 A. Matsuzawa 36 1 L 2 1 L 1.5 Dynamic range = 1.5 L 0.7x Scaling Rule Signal swing Noise + Mismatch+Distortion
37 Wireless systems The number of wireless standards are increasing PAN LAN Cellular PDC W-CDMA 2005 (384k) HSDPA GSM (14M) GPRS EDGE cdma2000 cdma2000-1x EV-DV 1x(144K) EV-DO(2.4M) (5.2M) IEEE802.20(4M) 4G PHS A-PHS IEEE802.11b a/g n (11M) (54M) (100M) ZigBee Bluetooth IEEE UWB 2010 Data rate 9/28/2007 A. Matsuzawa 37
38 Technology edge RF CMOS LSI Many RF CMOS LSIs have been developed for many standards Wireless LAN, a/b/g 0.25um, 2.5V, 23mm 2, 5GHz Discrete-time Bluetooth 0.13um, 1.5V, 2.4GHz M. Zargari (Atheros), et al., ISSCC 2004, pp.96 K. Muhammad (TI), et al., ISSCC2004, pp.268 9/28/2007 A. Matsuzawa 38
39 Current status of RF CMOS chip RF CMOS was a university research theme, however currently becomes major technology in wireless world. Current products Bluetooth: 2.4GHz, CSR etc., major Wireless LAN: 5GHz, Atheros etc., major CDMA : 0.9GHz-1.9GHz, Qualcomm, becomes major Zigbee: 2.4GHz, not yet, however must use CMOS TAG: 2.4GHz, Hitachi etc., major Major Cellular phone standard, GSM uses SiGe-BiCMOS technology 9/28/2007 A. Matsuzawa 39
40 Why CMOS? Low cost Must be biggest motivation CMOS is 30-40% lower than Bi-CMOS High level system integration CMOS is one or two generation advanced CMOS can realize full system integration Stable supplyment and multi-foundries Fabs for SiGe-BiCMOS are very limited. Slow price decrease and limited product capability Easy to use Universities and start-up companies can use CMOS with low usage fee, but SiGe is difficult to use such programs. 9/28/2007 A. Matsuzawa 40
41 Multi-standard issue Reconfigurable RF circuit is strongly needed for solving multi-standard issue. Future cellular phone needs 11 wireless standard!! Multi-standards and multi chips IMT-2000 RF GSM RF IMT-2000 BB GSM BB Current Bluetooth RF GPS RF Bluetoth BB GPS BB MCU Power Unification Future Yrjo Neuvo, ISSCC 2004, pp.32 Reconfigurable RF DSP Unified wireless system 9/28/2007 A. Matsuzawa 41
42 Scalable circuit design for wireless systems Scalable and reconfigurable design is needed for addressing the multi-standard wireless systems Changeable: ADC/DAC resolution and bandwidth 9/28/2007 A. Matsuzawa 42
43 Basics of analog to digital and digital to analog conversion 9/28/2007 A. Matsuzawa 43
44 Basic mixed signal system Mixed signal systems has DSP, ADC, DAC, and pre/post filter basically. The signals are converted between time continuous and time discrete. Time continuous Time discrete Time continuous AGC Pre Filter (low pass) ADC DSP DAC Post Filter (low pass) Clock 9/28/2007 A. Matsuzawa 44
45 Sampling theory The signal has bandwidth of fm. Periodical sampling pulse has a period of T. Signal Voltage x(t) F(x(t)) Time Time domain -fm +fm Frequency domain Sampling Pulse j 1 T / 2 j v( t) = δ ( t nt ) T T v( t) = Vne, Vn = v t e dt T ( ) T / 2 n= Fourier expansion fc=1/t n= 2πnt 0 fc 2fc 3fc T: period 4fc Time domain Frequency domain V n = T 1 j2πn, 1 v( t) = T Qe n= e 2πnt = 1 2πnt j T 9/28/2007 A. Matsuzawa 45
46 Sampling Sampling process can be treated as the product of the signal and the sampling pulse Sampled signals have multi-sidebands at Nfc Signal x x(t) x(t) X(t)v(t) x( t) v( t) = n= x ( nt ) δ ( t nt ) x Time Sampling Pulse v( t) = n= δ ( t nt ) T: period v(t) Sampling F Time ( x( t) v( t) ) = X ( f ) ( X ( nfc + f ) + X ( nfc f )) n= 1 0 fc 2fc 3fc 4fc Frequency 9/28/2007 A. Matsuzawa 46
47 Frequency spectrum in sampled data. x t v t = πnt 1 j 1 2 ( ) ( ) x( nt ) δ ( t nt ) T πnt e v( t) = e = 1+ 2 cos Qcos x = n= T n= T n= 1 T 1 v( t) = ( 1+ 2cos( 2πfct ) + 2cos( 2 2πfct ) + 2cos( 3 2πfct ) +...) T 1 x( t) v( t) = ( x( t) + 2x( t)cos( 2πfct ) + 2x( t)cos( 2 2πfct ) + 2x( t)cos( 3 2πfct ) +...) T + e 2 2 jx jx Thus x(t)v(t) can be regarded as a AM modulated signal that the career signal of which frequency is nfc and the modulated signal is x(t) If simply assuming x(t) is single tone: x o cos (2 f a t) Sampled signal has a sideband of +/- f a at around nf c xo = x( t) v( t) cos T n= ( 2πfat ) + 2 cos( 2πfat ) cos( 2πfct ) 1 Qcos Acos B = 1 2 ( cos( A + B) + cos( A B) ) xo = cos T n=1 ( 2πf ) + ( cos( 2 ( + ) ) + cos( 2 ( ) )) at π nfc fa t π nfc fa t 9/28/2007 A. Matsuzawa 47
48 Signal reconstruction from sampled data F If signal bandwidth is less than fc/2, signal can be reconstructed perfectly. ( x( t) v( t) ) = X ( f ) + { X ( nfc + f ) + X ( nfc f )} Low pass filter n= 1 Nyquist condition F(x(t)v(t)): Fourier transform of x(t)v(t) X(f): Fourier transform of the analog signal fc/2 f m < f 2 c Signal non-overlap 0 fc 2fc fm fc+fm 2fc+fm fc-fm 2fc-fm fm f 2 c Signal can be separated to reconstruct Signal overlap 0 fc 2fc fm fc+fm fc-fm 2fc-fm 2fc+fm Signal can not be separated 9/28/2007 A. Matsuzawa 48
49 Reconstruction from sampled signals Sampled signal can be reconstructed to be continuous signal through low pass filter. Sampled signal Ideal Low pass filter Reconstructed signal 0dB x(t) x Pass Stop x Time Sampled signal: x( t) v( t) = n= x ( nt ) δ ( t nt ) c/2 Time Angular frequency Ideal Low pass filter: ωc 1 ω G( ω ) = 2 y( t) = ωc x( nt ) v( t nt ) 0 ω > n= 2 v( t) = ( πfct) sin πfct For the unit impulse signal y t = sin ( ) x( nt ) n = π ( πfc( t nt )) fc( t nt ) 9/28/2007 A. Matsuzawa 49
50 Reconstruction by sampling function Signal can be reconstructed by the convolution between sampling signal and sampling function. Original signal S( t) = ( πfct) sin πfct Sampling T = 1 fc Sampling function y( t) = x( nt ) S( t nt ) = n y t = sin ( ) x( nt ) n= π ( πfc( t nt )) fc( t nt ) Reconstruction 9/28/2007 A. Matsuzawa 50
51 Aliasing effect Signals of which frequencies are higher than fc/2 are folded to the lower frequencies L.T. fc/2. Nose which spreads wide frequency is also folded to lower frequency and accumulated. Low pass filter is needed Noise Caution!! Frequencies are folded Sampled signal is conventionally Noisy f f alias alias = = f sig nf ( n + 1) f c f : nf sig c : f sig < ( 2n + 1) 2 ( 2n + 1) f c 2 f f c sig < ( n + 1) fc Accumulated Noise 9/28/2007 A. Matsuzawa 51
52 Special technique: Under sampling By using under sampling technique, we can obtain modulated signal from very high carrier frequency. However, very low SNR due to noise accumulation. Under sampling technique 2GHz carrier 8MHz signal Bandwidth is 8MHz 20MHz sampling fc=20mhz 2GHz Carrier 9/28/2007 A. Matsuzawa 52
53 Reconstruction process Reconstructed signals has also folding frequency components. Thus DAC need post low pass filter. The interpolation technique can relax the required LPF spec. Interpolated signals Sampled signals Required LPF spec. Conversion period Conversion frequency Reconstructed signals and interpolation Folding noise Original signal Spectrum of reconstructed signals Folding noise Spectrum of over sampled signals 9/28/2007 A. Matsuzawa 53
54 Aperture effect in DAC Due to the aperture effect, the higher frequency component of the output signal from DAC Is decreased. Sometime some technique is needed. Ideal impulse train Actual Step pulse train in DAC output x DSP DAC x Time Time Signal intensity Aperture effect f sin π fc A( f ) = f π fc Frequency characteristics of DAC High frequency signal of DAC is decreased Use aperture correction filter that has inverse frequency characteristics. Reduce the pulse width by using small duty pulse Increase the conversion frequency using over sampling technique 9/28/2007 A. Matsuzawa 54
55 Frequency spectrums in ADC and DAC Input signal to ADC Folding Signal in ADC and DSP Re-folding Signal from DAC without the aperture effect Aperture effect Signal from DAC with the aperture effect 9/28/2007 A. Matsuzawa 55
56 Quantization ADC has a finite resolution number and the signal is quantized. This causes error called quantization error. Analog to Digital Converter Ideal line + Digital output Minimum step (1LSB) Quantization step Input signal Quantization noise Quantized signal Quantized signal = Input signal + Quantization noise Ideal quantization error Analog input Effective full-scale Nominal full-scale LSB (Least Significant Bit) 0 to 2 N -1 0 to 2 N Quantization error 9/28/2007 A. Matsuzawa 56
57 Quantization noise and SNR Quantization causes noise and this noise power reduces with increase of resolution number. Principal signal to noise ratio (db) of N bit ADC is about 6N+2. The higher resolution of ADC realizes the higher SNR for signal processing. Ideal quantization error Probability density of quantization error Signal intensity Full scale: S N = 2 q Noise power N Signal power 1, p( x) = q 0, x 0.5q x > 0.5q 1 ( q 2 q q = x p x) dx = 0.5q S = N 1 2 q 2 2 Signal to Noise Ratio 2 2 Step: q S SNRrms / rms = 10log N = 6.02N ( db) q = 20log 2 N + 10 log(1.5) 9/28/2007 A. Matsuzawa 57
58 SNR increase by increasing fsc We can increase SNR by increasing of conversion frequency with low pass filter. Signal =2MHz Conversion clock Quantization noise 2x conversion rate Noise After LPF Signal =2MHz fc/2 =5MHz fc= 10MHz Frequency Conversion clock Half noise power Is removed Quantization noise Total Noise power is same, but power density is lower SNR 3dB higher SNR by 2x higher fc rms / rms = 6.02N log fc 2 f b fc: Conversion frequency fc/2 fc= fb: Bandwidth of LPF fb=5mhz =10MHz 20MHz Frequency 9/28/2007 A. Matsuzawa 58
Mixed signal systems and integrated circuits
Mixed signal systems and integrated circuits Akira Matsuzawa Tokyo Institute of Technology 5/10/2005 A. Matsuzawa 1 Contents Mixed signal systems High speed A/D converters High speed D/A converters Sigma
More informationMixed signal SoC: A new technology driver in LSI industry
Mixed signal SoC: A new technology driver in LSI industry Akira Matsuzawa Matsushita Electric Industrial Co., Ltd (Tokyo Institute of Technology, after this April) ISCAS A. Matsuzawa 1 Contents Introduction
More informationIs the Golden Age of Analog circuit Design Over?
Is the Golden Age of Analog circuit Design Over? My answer: Yes, the golden age of pure analog circuit design is over. But, the golden age of mixed signal technology is coming. Some important works might
More informationSoC and SiP technology for digital consumer electronic systems
and SiP technology for digital consumer electronic systems Akira Matsuzawa Tokyo Institute of Technology 2005 06 20 A. Matsuzawa, Titech 1 Contents Digital consumer electronic systems and technology for
More informationIntroduction to Data Conversion and Processing
Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared
More informationDigital Fundamentals. Introduction to Digital Signal Processing
Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently,
More informationLOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization
More informationSemiconductor Devices. Microwave Application Products. Microwave Tubes and Radar Components
Microwave Application Products Microwave Tubes and Radar Components Our semiconductor products are mostly analog semiconductors classified broadly into three groups: Bipolar ICs, MOS ICs, and Microwave
More informationTOWARD A FOCUSED MARKET William Bricken September A variety of potential markets for the CoMesh product. TARGET MARKET APPLICATIONS
TOWARD A FOCUSED MARKET William Bricken September 2002 A variety of potential markets for the CoMesh product. POTENTIAL TARGET MARKET APPLICATIONS set-top boxes direct broadcast reception signal encoding
More informationIEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline
IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails.
More informationIntroduction This application note describes the XTREME-1000E 8VSB Digital Exciter and its applications.
Application Note DTV Exciter Model Number: Xtreme-1000E Version: 4.0 Date: Sept 27, 2007 Introduction This application note describes the XTREME-1000E Digital Exciter and its applications. Product Description
More informationINVITED PAPER Mixed Signal SoC Era
IEICE TRANS. ELECTRON., VOL.E87 C, NO.6 JUNE 2004 867 INVITED PAPER Mixed Signal SoC Era Special Section on Analog Circuit and Device Technologies Akira MATSUZAWA a), Member SUMMARY Application area of
More informationResearch Results in Mixed Signal IC Design
Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project
More informationEnabling Analog Integration. Paul Kempf
TM Enabling Analog Integration Paul Kempf Overview The New Analog Analog in New Markets Opportunity in Integrated Analog/RF Outsourcing Trends in Analog Enabling Functional Integration Technology Requirements
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationTechniques for Extending Real-Time Oscilloscope Bandwidth
Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely
More informationGHz Sampling Design Challenge
GHz Sampling Design Challenge 1 National Semiconductor Ghz Ultra High Speed ADCs Target Applications Test & Measurement Communications Transceivers Ranging Applications (Lidar/Radar) Set-top box direct
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationDigital Signal. Continuous. Continuous. amplitude. amplitude. Discrete-time Signal. Analog Signal. Discrete. Continuous. time. time.
Discrete amplitude Continuous amplitude Continuous amplitude Digital Signal Analog Signal Discrete-time Signal Continuous time Discrete time Digital Signal Discrete time 1 Digital Signal contd. Analog
More informationLayers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World
The World Leader in High Performance Signal Processing Solutions Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World Dave Robertson-- VP of Analog Technology
More informationIC Design of a New Decision Device for Analog Viterbi Decoder
IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology
More informationRFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS
RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS Phaneendra Bikkina 1, Qingjun Fan 2, Wenlan Wu 1, Jinghong Chen 2 and Esko Mikkola 1 1 Alphacore, Inc., 2 University of Houston 2017 CASPER Workshop Pasadena,
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More information«Trends in high speed, low power Analog to Digital converters»
«Trends in high speed, low power Analog to Digital converters» Laurent Dugoujon Data-Converters Design Mgr. STMicroelectronics Outline Introduction/Generalities ADC challenges ST ADC products Power Optimisation
More informationChapter 6: Real-Time Image Formation
Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital
More informationFreescale Set-Top Box Multimedia Products (FC108)
Freescale Set-Top Box Multimedia Products (FC108) Freescale Technology Forum- Paris October 2006 David Lester Product Applications Cable Modem Cable Modem/VoIP Terminal Analog and Digital CATV Set-Top
More informationECE 4/517 MIXED SIGNAL IC DESIGN LECTURE 1 SLIDES. Vishal Saxena (vsaxena AT uidaho DOT edu) AMPIC Laboratory University of Idaho
ECE 4/517 MIXED SIGNAL IC DESIGN LECTURE 1 SLIDES Vishal Saxena (vsaxena AT uidaho DOT edu) AMPIC Laboratory University of Idaho COURSE OUTLINE Instructor : Vishal Saxena Email : vsaxena AT uidaho DOT
More informationMULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM
MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION INSTRUCTION MANUAL DVM-1000 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television
More informationInterfacing Analog to Digital Data Converters. A/D D/A Converter 1
Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital
More information10:15-11 am Digital signal processing
1 10:15-11 am Digital signal processing Data Conversion & Sampling Sampled Data Systems Data Converters Analog to Digital converters (A/D ) Digital to Analog converters (D/A) with Zero Order Hold Signal
More informationHugo Technology. An introduction into Rob Watts' technology
Hugo Technology An introduction into Rob Watts' technology Copyright Rob Watts 2014 About Rob Watts Audio chip designer both analogue and digital Consultant to silicon chip manufacturers Designer of Chord
More informationDT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels
DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements
More informationHigh-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
More informationSensor Development for the imote2 Smart Sensor Platform
Sensor Development for the imote2 Smart Sensor Platform March 7, 2008 2008 Introduction Aging infrastructure requires cost effective and timely inspection and maintenance practices The condition of a structure
More informationData Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen
Data Converter Overview: DACs and ADCs Dr. Paul Hasler and Dr. Philip Allen The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationTechnical Description
irig Multi Band Digital Receiver System Technical Description Page 1 FEATURES irig Multi Band Digital Receiver System The irig range of telemetry products are the result of a multi year research and development
More informationDigitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering
Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering murmann@stanford.edu Motivation Outline Progress in digital circuits has outpaced performance growth
More informationDac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:
Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices
More informationMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
MIXED-SIGNAL AND DSP DESIGN TECHNIQUES INTRODUCTION SECTION 1 SAMPLED DATA SYSTEMS SECTION 2 ADCs FOR DSP APPLICATIONS SECTION 3 DACs FOR DSP APPLICATIONS SECTION 4 FAST FOURIER TRANSFORMS SECTION 5 DIGITAL
More informationArea-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters
SICE Journal of Control, Measurement, and System Integration, Vol. 10, No. 3, pp. 165 169, May 2017 Special Issue on SICE Annual Conference 2016 Area-Efficient Decimation Filter with 50/60 Hz Power-Line
More information100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017
100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane
More informationSynthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
More informationDVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL DATA FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION
DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION Exceeds RS-250C Short-haul and Broadcast Video specifications. 12 Bit
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More informationIEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing
IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1 Living in an analog world The
More informationDigital Effects Pedal Description Ross Jongeward 10 December 2014
Digital Effects Pedal Description Ross Jongeward 10 December 2014 1 Contents Section Number Title Page 1.1 Introduction..3 2.1 Project Electrical Specifications..3 2.1.1 Project Specifications...3 2.2.1
More informationR e c e i v e r. Receiver
R e c e i v e r Receiver > Eight channels > Eight configurable inputs > Three independent zones > Integrated 7-channel amplifier with massive toroidal transformer and thermal/dc protection > AM/FM tuner
More informationLow-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation
Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Manfred Ley, Oleksandr Melnychenko Abstract A low-power decimation filter for very high-speed over-sampling analog to digital
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationEFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
More informationDigital Representation
Chapter three c0003 Digital Representation CHAPTER OUTLINE Antialiasing...12 Sampling...12 Quantization...13 Binary Values...13 A-D... 14 D-A...15 Bit Reduction...15 Lossless Packing...16 Lower f s and
More informationDatasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationHow advances in digitizer technologies improve measurement accuracy
How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationEmbedded System Hardware
Embedded System Hardware Peter Marwedel Informatik 12 Germany 2009/11/10 12 Structure of this course Application Knowledge 2: Specification Design repository 3: ES-hardware 6: Application mapping 4: system
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,
More informationAdvanced System LSIs for Home 3D Systems
ASP-DAC2011 Session 8D-1 Advanced System LSIs for Home 3D Systems January 28, 2011 Takao Suzuki Panasonic Corporation Strategic Semiconductor Development Center Agenda 1. Overview of 3D Systems - Principles
More informationMULTIDYNE Electronics, Inc. Innovations in Television Testing & distribution
INSTRUCTION MANUAL DVM-2200 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television Testing & distribution 1-(800)-4TV-TEST, 1-(800)-488-8378
More informationMULTIMEDIA TECHNOLOGIES
MULTIMEDIA TECHNOLOGIES LECTURE 08 VIDEO IMRAN IHSAN ASSISTANT PROFESSOR VIDEO Video streams are made up of a series of still images (frames) played one after another at high speed This fools the eye into
More informationNoise Detector ND-1 Operating Manual
Noise Detector ND-1 Operating Manual SPECTRADYNAMICS, INC 1849 Cherry St. Unit 2 Louisville, CO 80027 Phone: (303) 665-1852 Fax: (303) 604-6088 Table of Contents ND-1 Description...... 3 Safety and Preparation
More informationPixelNet. Jupiter. The Distributed Display Wall System. by InFocus. infocus.com
PixelNet The Distributed Display Wall System Jupiter by InFocus infocus.com PixelNet The Distributed Display Wall System PixelNet, a Jupiter by InFocus product, is a revolutionary new way to capture,
More informationSoftware Analog Video Inputs
Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.
More informationQuartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison
Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,
More informationInstrumentation Grade RF & Microwave Subsystems
Instrumentation Grade RF & Microwave Subsystems PRECISION FREQUENCY TRANSLATION SignalCore s frequency translation products are designed to meet today s demanding wireless applications. Offered in small
More informationReduction of Area and Power of Shift Register Using Pulsed Latches
I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock
More informationBenchtop Portability with ATE Performance
Benchtop Portability with ATE Performance Features: Configurable for simultaneous test of multiple connectivity standard Air cooled, 100 W power consumption 4 RF source and receive ports supporting up
More informationDual Channel 3.0 GSPS Analog to Digital Input Module. RF Transformer. 2dB Fixed Attn. RF Transformer. 2dB Fixed Attn
Dual Channel 3.0 GSPS Analog to Digital Input Module Features 14-bit resolution Dual Channel 3.0 Giga samples/sec AC Coupled Input Analog Input nominal 0 dbm SFDR at max sample rate is > 70 db (See Figure
More informationECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals
Purdue University: ECE438 - Digital Signal Processing with Applications 1 ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals October 6, 2010 1 Introduction It is often desired
More informationFully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop 1 S.Mounika & 2 P.Dhaneef Kumar 1 M.Tech, VLSIES, GVIC college, Madanapalli, mounikarani3333@gmail.com
More informationAudio and Other Waveforms
Audio and Other Waveforms Stephen A. Edwards Columbia University Spring 2016 Waveforms Time-varying scalar value Commonly called a signal in the control-theory literature Sound: air pressure over time
More informationDigital Correction for Multibit D/A Converters
Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
More informationA 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology
A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.
More informationNew Results on QAM-Based 1000BASE-T Transceiver
New Results on QAM-Based 1000BASE-T Transceiver Oscar Agazzi, Mehdi Hatamian, Henry Samueli Broadcom Corp. 16251 Laguna Canyon Rd. Irvine, CA 92618 714-450-8700 Outline Transceiver parameters 3dB and 10dB
More informationUNIT V 8051 Microcontroller based Systems Design
UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light
More informationCombating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
More informationCombating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
More informationAD9884A Evaluation Kit Documentation
a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose
More informationAR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
More informationDelta-Sigma Modulators
Delta-Sigma Modulators Modeling, Design and Applications George I Bourdopoulos University ofpatras, Greece Aristodemos Pnevmatikakis Athens Information Technology, Greece Vassilis Anastassopoulos University
More informationEfficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology
Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,
More informationChapter 1. Introduction to Digital Signal Processing
Chapter 1 Introduction to Digital Signal Processing 1. Introduction Signal processing is a discipline concerned with the acquisition, representation, manipulation, and transformation of signals required
More informationPolitecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:
Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER Professor : Del Corso Mahshid Hooshmand ID Student Number: 181517 13/06/2013 Introduction Overview.....2 Applications of
More informationMultiband Noise Reduction Component for PurePath Studio Portable Audio Devices
Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a
More informationChapter 11 Sections 1 3 Dr. Iyad Jafar
Data Acquisition and Manipulation Chapter 11 Sections 1 3 Dr. Iyad Jafar Outline Analog and Digital Quantities The Analog to Digital Converter Features of Analog to Digital Converter The Data Acquisition
More information25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC
25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of
More informationDigital Television Fundamentals
Digital Television Fundamentals Design and Installation of Video and Audio Systems Michael Robin Michel Pouiin McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London
More informationIntersil Digital Video Products
Intersil Digital Video Products The Industry s Only DVI / HDMI MUXes with CDRs for Jitter Removal Anybody s TMDS mux/equalizer can restore some of the signal quality lost in long cables with a bit of equalization,
More informationA better way to get visual information where you need it.
A better way to get visual information where you need it. Meet PixelNet. The Distributed Display Wall System PixelNet is a revolutionary new way to capture, distribute, control and display video and audio
More informationSDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses
GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized
More informationModel 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02 A fully integrated high-performance cross-correlation signal source analyzer from 5 MHz to 33+ GHz Key Features Complete broadband
More informationDESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationUsing the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns
Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using
More informationNorth America, Inc. AFFICHER. a true cloud digital signage system. Copyright PDC Co.,Ltd. All Rights Reserved.
AFFICHER a true cloud digital signage system AFFICHER INTRODUCTION AFFICHER (Sign in French) is a HIGH-END full function turnkey cloud based digital signage system for you to manage your screens. The AFFICHER
More information