Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering
|
|
- Kathleen Johnston
- 5 years ago
- Views:
Transcription
1 Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering
2 Motivation Outline Progress in digital circuits has outpaced performance growth in analog circuits by a large margin Digitally Assisted A/D Converters Using digital computing capabilities as a new driver to improve A/D converter energy efficiency Examples Experimental proof-of-concept result Next generation designs Conclusions Digitally Assisted Analog C ircuits B. Murmann 2
3 Modern Electronic Circuits Trend towards ubiquitous sensing, communication and computing "Ambient Intelligence" Signal processing predominantly done in digital domain Rapidly improving digital capabilities, fueled by "Moore's Law" Irreplaceable "bottleneck" - analog circuits Analog-Digital Converters (ADCs) Digital-Analog Converters (DACs) Filters and amplifiers (Anti-aliasing, RF power amplification, ) Focus of this talk: ADCs Digitally Assisted Analog C ircuits B. Murmann 3
4 Issue 1: Throughput Relative Performance µp MIPS (2x / 1.5 years) ADC* (2x / 4.7 years) 150x years * Performance measure: Bandwidth x Number of quantization levels Digitally Assisted Analog C ircuits B. Murmann 4
5 Issue 2: Power and Energy Example: Cell phone Battery has roughly 3Wh of Energy For a talk time of 12 hours, can draw no more than 250mW Only a fraction of that power available for ADC In an increasing number of applications, key issue is how much performance you can squeeze into a fraction of 0.1 1Watt What is the trend in ADC versus digital power/energy consumption? Digitally Assisted Analog C ircuits B. Murmann 5
6 ADC Energy versus Digital Energy Interesting metric to look at How many digital gates can you toggle for the energy needed in one A/D conversion? Example Standard digital gates (NAND2) in 0.13mm CMOS consume about 6nW/Gate/MHz Energy/Gate = 6fJ State-of-the-art 10-bit ADC consumes 1mW/MSample/sec Energy/Conversion = 1nJ Energy equivalent number of gates 1nJ/6fJ= 166,666 Digitally Assisted Analog C ircuits B. Murmann 6
7 Impact of Technology Scaling ADC Resolution: 6bits 8bits 10bits 12bits 14bits 16bits 500, , , , ,000 0 Energy Equivalent # of Gates Feature Size [ µ m] Digitally Assisted Analog C ircuits B. Murmann 7
8 Observations Energy equivalent number of gates per A/D conversion has gone through the roof Reason Digital circuits have scaled well with technology Analog doesn't benefit quite as much from smaller features Key idea Issues: Low supply voltage, low device gain, Build "digitally assisted analog circuits" Find a way to leverage digital processing capabilities to improve performance and lower power of analog circuits Digitally Assisted Analog C ircuits B. Murmann 8
9 Analog Circuit Challenges Speed Precision Matching and linearity constraints are not fundamental Noise Matching Linearity Power Dissipation Digitally Assisted Analog C ircuits B. Murmann 9
10 A New Generation of ADCs Conventional ADC Precisely linear mapping from input to output Relies on highly linear and well matched analog components V in Accurate ADC D accurate Digitally assisted ADC D sloppy D accurate A "sloppy" one-to-one mapper V in Low Complexity Sloppy ADC Digital Postprocessor Digital postprocessor estimates ADC errors and applies corrections Digitally Assisted Analog C ircuits B. Murmann 10
11 Examples Digitally assisted pipeline ADC Murmann & Boser, ISSCC 2003 Minimum complexity, ultra low energy pipeline ADC Under development in my research group ADC with embedded calibration for OFDM systems Under development in my research group Digitally Assisted Analog C ircuits B. Murmann 11
12 Pipeline ADC V in S/H STAGE 1 STAGE N-1 STAGE N R bits (e.g. R=1) V in A/D D/A - 2 R V res V D D=0 D=1 V in Bottleneck: Highly linear gain element Digitally Assisted Analog C ircuits B. Murmann 12
13 Open-Loop Gain Element Conventional Precision Amplifier Open-Loop Amplifier + Lower Noise + Increased Signal Range + Lower Power + Faster Nonlinear Use DSP to linearize! Digitally Assisted Analog C ircuits B. Murmann 13
14 Digital Nonlinearity Correction Analog Nonlinearity Digital Inverse Vin Dout Dout,corr Parameters Modulation System ID Use digital system identification techniques to determine optimum post distortion function Possible (and often necessary) to track correction parameters without interrupting normal ADC operation Digitally Assisted Analog C ircuits B. Murmann 14
15 Experimental Verification LOGIC REFERENCE AND BIAS PIPELINE BACKEND STAGE1 SHA CLK 12bit, 75MSamples/sec, 0.35µm, post-processor off chip Based on commercial part (Analog Devices AD9235) Digitally Assisted Analog C ircuits B. Murmann 15
16 Block Diagram ~8400 Gates (0.042mm 2 in 0.13µm) Proof of concept design Open-loop amplifier only in first, most critical stage Judicious analog/digital co-design Only two corretion parameters (linear and cubic amplifier error) Digitally Assisted Analog C ircuits B. Murmann 16
17 Linearity Improvement Post-Proc. OFF Post-Proc. ON Code Digitally Assisted Analog C ircuits B. Murmann 17
18 Amplifier Power Power [mw] % (33mW) 0 Commercial Part (Precision Amplifier) This Work (Simple Amplifier) Digitally Assisted Analog C ircuits B. Murmann 18
19 Digital Post-Processor 8400 Gates, 64 bytes RAM, 64kBit ROM Place & Route in 0.35µm technology Area=1.4mm 2 (18%) Power=10.5mW (3.6%) 40 Pipelined ADC (7.9 mm 2 ) Power [mw] Post-Processor 0 Amplifier Savings Post- Processor Digitally Assisted Analog C ircuits B. Murmann 19
20 Going Beyond a Proof of Concept Proof-of-concept design showed that the idea of digital assistance works, but power savings were not "revolutionary" As a more aggressive step, it is now interesting to explore the question: How many "analog" transistors do we really need? Digitally Assisted Analog C ircuits B. Murmann 20
21 Minimalistic Pipeline ADC Stage 2 V in 1 1 C DAC 2 V res C L (next stage) V REFN,P V DAC Use a single active device, operated like a charge pump to implement gain element Highly energy efficient, low noise, Gain is imprecise and nonlinear, but post-processor can take care of that Digitally Assisted Analog C ircuits B. Murmann 21
22 Simulated Energy/Conversion 1.E+06 1.E+05 Energy/Conversion [pj] 1.E+04 1.E+03 1.E+02 1.E+01 1.E+00 Minimalistic Pipeline ISSCC Expon. (ISSCC ) SN(D)R [db] 9-bit, "minimalistic" pipeline ADC prototype in 90nm technology Roughly 20,000 gates used for digital post-processing Only 7pJ per conversion, ~50x below state-of the art Digitally Assisted Analog C ircuits B. Murmann 22
23 Attributes (1) At 10MSamples/s (~video-rate), this ADC consumes only 70µW Can be powered from a 1cm 3 size battery for more than 1 year! A state-of the art ADC will drain the battery within a few days Digitally Assisted Analog C ircuits B. Murmann 23
24 Attributes (2) Analog Operations (2pJ) Digital Postprocessing (5pJ) 29% 71% Energy/conversion is dominated by digital postprocessing Great news! Energy efficiency will improve further when design is scaled to 65nm, 45nm, Digitally Assisted Analog C ircuits B. Murmann 24
25 The Calibration Problem The "sloppier" we make the analog portion of the ADC, the more parameters we need to estimate and track Can become quite complex or even impossible without disturbing normal ADC operation Idea: "System Embedded" postprocessing and calibration of ADC Leverage redundancy and knowledge of certain input signal properties to estimate ADC errors Re-use existing system resources for ADC calibration Example: ADC for OFDM receivers Digitally Assisted Analog C ircuits B. Murmann 25
26 Embedded ADC Calibration for OFDM pilot error f IFFT DAC Channel ADC DSP FFT pilot f Communications protocol uses "pilot tones" to measure and equalize RF channel nonidealities Why not use these pilots to "equalize" ADC? Errors in pilot signals can be used to estimate correction parameters for sloppy ADC Digitally Assisted Analog C ircuits B. Murmann 26
27 Typical Learning Curve ~100ms Digitally Assisted Analog C ircuits B. Murmann 27
28 Conclusions (1) Analog circuit improvements lag progress of digital functions Technology scaling only conditionally benefits analog circuit performance Digitally assisted analog circuits offload accuracy constraints to digital processor ADCs are obvious candidates for "digital assistance" The benefits of digital pre/postprocessing are also being investigated for several other analog circuit blocks Signal pre-distortion in RF power amplifiers Signal pre-distortion in DACs High-speed wireline interfaces Digitally Assisted Analog C ircuits B. Murmann 28
29 Key benefits Conclusions (2) Lower power and potentially higher speed Up to 100x reduction in ADC energy/conversion Digitally assisted ADCs will benefit from future technology scaling "Sloppy" circuits will be compatible with low voltage, low gain, ultimately scaled CMOS Key challenges Interdisciplinary nature of design problem Device modeling, circuit design Math, signal processing algorithms Inclusion of application layer Design complexity and turnaround time Digitally Assisted Analog C ircuits B. Murmann 29
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization
More informationAnalog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte
Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory Electrical and Computer Engineering Department UNC Charlotte Teaching and Research Faculty (Please see faculty web pages for
More informationIntroduction to Data Conversion and Processing
Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared
More informationDPD80 Infrared Datasheet
Data Sheet v1.4 DPD8 Infrared DPD8 Infrared Datasheet Resolved Inc. www.resolvedinstruments.com info@resolvedinstruments.com 217 Resolved Inc. All rights reserved. DPD8 Infrared General Description The
More informationDigital Correction for Multibit D/A Converters
Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,
More informationDigital Effects Pedal Description Ross Jongeward 10 December 2014
Digital Effects Pedal Description Ross Jongeward 10 December 2014 1 Contents Section Number Title Page 1.1 Introduction..3 2.1 Project Electrical Specifications..3 2.1.1 Project Specifications...3 2.2.1
More informationResearch Results in Mixed Signal IC Design
Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project
More informationData Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen
Data Converter Overview: DACs and ADCs Dr. Paul Hasler and Dr. Philip Allen The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital
More informationIC Design of a New Decision Device for Analog Viterbi Decoder
IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology
More informationDPD80 Visible Datasheet
Data Sheet v1.3 Datasheet Resolved Inc. www.resolvedinstruments.com info@resolvedinstruments.com 217 Resolved Inc. All rights reserved. General Description The DPD8 is a low noise digital photodetector
More information«Trends in high speed, low power Analog to Digital converters»
«Trends in high speed, low power Analog to Digital converters» Laurent Dugoujon Data-Converters Design Mgr. STMicroelectronics Outline Introduction/Generalities ADC challenges ST ADC products Power Optimisation
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently,
More informationMultiband Noise Reduction Component for PurePath Studio Portable Audio Devices
Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a
More informationDac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:
Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices
More informationHigh-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
More informationSEMICONDUCTOR TECHNOLOGY -CMOS-
SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails.
More informationAdding Analog and Mixed Signal Concerns to a Digital VLSI Course
Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper
More informationPICOSECOND TIMING USING FAST ANALOG SAMPLING
PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10
More informationDigital Fundamentals. Introduction to Digital Signal Processing
Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss
More informationSensor Development for the imote2 Smart Sensor Platform
Sensor Development for the imote2 Smart Sensor Platform March 7, 2008 2008 Introduction Aging infrastructure requires cost effective and timely inspection and maintenance practices The condition of a structure
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture
More informationHigh Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation
High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities Introduction About Myself What to expect out of this lecture Understand the current trend in the IC Design
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationAnalog Performance-based Self-Test Approaches for Mixed-Signal Circuits
Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits Tutorial, September 1, 2015 Byoungho Kim, Ph.D. Division of Electrical Engineering Hanyang University Outline State of the Art for
More informationCopyright. Robert Alexander Fontaine
Copyright by Robert Alexander Fontaine 2013 The Report Committee for Robert Alexander Fontaine Certifies that this is the approved version of the following report: Investigation of 10-Bit SAR ADC Using
More informationAn Improved Recursive and Non-recursive Comb Filter for DSP Applications
eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/
More informationP.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
More informationRFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS
RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS Phaneendra Bikkina 1, Qingjun Fan 2, Wenlan Wu 1, Jinghong Chen 2 and Esko Mikkola 1 1 Alphacore, Inc., 2 University of Houston 2017 CASPER Workshop Pasadena,
More informationMethodology. Nitin Chawla,Harvinder Singh & Pascal Urard. STMicroelectronics
An Algorithm to Silicon ESL Design Methodology Nitin Chawla,Harvinder Singh & Pascal Urard STMicroelectronics SOC Design Challenges:Increased Complexity 992 994 996 998 2 22 24 26 28 2.7.5.35.25.8.3 9
More informationEmbedded System Design
Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6
ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROSSING / 14.6 14.6 A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications Lei-Fone Chen, Yuan Chen, Lu-Chung Chien, Ying-Hao Ma, Chia-Hao Lee, Yu-Wei
More informationInvestigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing
Universal Journal of Electrical and Electronic Engineering 4(2): 67-72, 2016 DOI: 10.13189/ujeee.2016.040204 http://www.hrpub.org Investigation of Digital Signal Processing of High-speed DACs Signals for
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next
More informationOperating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder
Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationRedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision
Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision Robert LiKamWa Yunhui Hou Yuan Gao Mia Polansky Lin Zhong roblkw@rice.edu houyh@rice.edu yg18@rice.edu mia.polansky@rice.edu lzhong@rice.edu
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationLow-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation
Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Manfred Ley, Oleksandr Melnychenko Abstract A low-power decimation filter for very high-speed over-sampling analog to digital
More informationNoise Margin in Low Power SRAM Cells
Noise Margin in Low Power SRAM Cells S. Cserveny, J. -M. Masgonty, C. Piguet CSEM SA, Neuchâtel, CH stefan.cserveny@csem.ch Abstract. Noise margin at read, at write and in stand-by is analyzed for the
More informationPerformance Modeling and Noise Reduction in VLSI Packaging
Performance Modeling and Noise Reduction in VLSI Packaging Ph.D. Defense Brock J. LaMeres University of Colorado October 7, 2005 October 7, 2005 Performance Modeling and Noise Reduction in VLSI Packaging
More informationDesign Brief - I35 and I35 DAC Stereo Integrated Amplifier
Design Brief - I35 and I35 DAC Stereo Integrated Amplifier The I35 and I35 DAC are the latest iteration of Primare s now iconic 30 Series integrated amplifiers, and is the first to use the new UFPD 2 power
More informationA Fast Constant Coefficient Multiplier for the XC6200
A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More informationA Transaction-Oriented UVM-based Library for Verification of Analog Behavior
A Transaction-Oriented UVM-based Library for Verification of Analog Behavior IEEE ASP-DAC 2014 Alexander W. Rath 1 Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring
More informationDVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL DATA FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION
DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION Exceeds RS-250C Short-haul and Broadcast Video specifications. 12 Bit
More informationA High-Resolution Flash Time-to-Digital Converter Taking Into Account Process Variability. Nikolaos Minas David Kinniment Keith Heron Gordon Russell
A High-Resolution Flash Time-to-Digital Converter Taking Into Account Process Variability Nikolaos Minas David Kinniment Keith Heron Gordon Russell Outline of Presentation Introduction Background in Time-to-Digital
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationHow advances in digitizer technologies improve measurement accuracy
How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,
More informationSystem Quality Indicators
Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the
More informationA video signal processor for motioncompensated field-rate upconversion in consumer television
A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,
More informationConverters: Analogue to Digital
Converters: Analogue to Digital Presented by: Dr. Walid Ghoneim References: Process Control Instrumentation Technology, Curtis Johnson Op Amps Design, Operation and Troubleshooting. David Terrell 1 - ADC
More informationOV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor
OmniVision OV5642 1.4 µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor Circuit Analysis of the Pixel Array, Row Control, Column Readout, Analog Front End, and Pipelined A/D Converter
More informationANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE
ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE *Pranshu Sharma, **Anjali Sharma * Assistant Professor, Department of ECE AP Goyal Shimla University, Shimla,
More informationVLSI Digital Signal Processing
VLSI Digital Signal Processing EEC 28 Lecture Bevan M. Baas Tuesday, January 8, 29 Today Administrative items Syllabus and course overview My background Digital signal processing overview Read Programmable
More informationIntroduction to The Design of Mixed-Signal Systems on Chip 1
Introduction to The Design of Mixed-Signal Systems on Chip 1 Ken Kundert Cadence Design Systems Design of Mixed-Signal Systems on Chip 35 th Design Automation Conference, 1998 Henry Chang Felicia James
More informationOverview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)
Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------
More informationSyed Muhammad Yasser Sherazi CURRICULUM VITAE
Syed Muhammad Yasser Sherazi Date of Birth: 16th July 1982 Adress: Rydvagen 104A, 58431 Linköping, Sweden Cell: 0046762323697 E-post: smy_sherazi@yahoo.com Objective CURRICULUM VITAE To obtain a position
More informationNew Directions in Manufacturing Test
New Directions in Manufacturing Test Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin Shanghai Jiao Tong University July 19, 2005 July 19, 2005 1 Research Areas Manufacturing
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)
Subject Code: 17320 Model Answer Page 1 of 32 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the Model answer scheme. 2) The model
More informationA Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
More informationOn the Rules of Low-Power Design
On the Rules of Low-Power Design (and How to Break Them) Prof. Todd Austin Advanced Computer Architecture Lab University of Michigan austin@umich.edu Once upon a time 1 Rules of Low-Power Design P = acv
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationIEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing
IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1 Living in an analog world The
More informationWhy Use the Cypress PSoC?
C H A P T E R1 Why Use the Cypress PSoC? Electronics have dramatically altered the world as we know it. One has simply to compare the conveniences and capabilities of today s world with those of the late
More informationBubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction
1 Bubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction Matthew Fojtik, David Fick, Yejoong Kim, Nathaniel Pinckney, David Harris, David Blaauw, Dennis Sylvester mfojtik@umich.edu
More informationDigital Signal Processing
COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #1 Friday, September 5, 2003 Dr. Ian C. Bruce Room CRL-229, Ext. 26984 ibruce@mail.ece.mcmaster.ca Office Hours: TBA Instructor: Teaching Assistants:
More informationJanuary 24, Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6
School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 tp-audio@sfu.ca January 24, 2004 Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6 Re:
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More information25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC
25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of
More informationEnsemble QLAB. Stand-Alone, 1-4 Axes Piezo Motion Controller. Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation
Ensemble QLAB Motion Controllers Ensemble QLAB Stand-Alone, 1-4 Axes Piezo Motion Controller Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation Configurable open-loop
More informationHigh Performance Real-Time Software Asynchronous Sample Rate Converter Kernel
Audio Engineering Society Convention Paper Presented at the 120th Convention 2006 May 20 23 Paris, France This convention paper has been reproduced from the author's advance manuscript, without editing,
More informationADVANCES in semiconductor technology are contributing
292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs With Wrapped Analog Cores Anuja Sehgal, Student Member,
More informationCCD Signal Processor For Electronic Cameras AD9801
a FEATURES 10-Bit, 18 MSPS A/D Converter 18 MSPS Full-Speed CDS Low Noise, Wideband PGA Internal Voltage Reference No Missing Codes Guaranteed +3 V Single Supply Operation Low Power CMOS: 185 mw 48-Pin
More informationCalibrate, Characterize and Emulate Systems Using RFXpress in AWG Series
Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series Introduction System designers and device manufacturers so long have been using one set of instruments for creating digitally modulated
More informationA Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
More informationDual Slope ADC Design from Power, Speed and Area Perspectives
Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604
More informationCombining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Reduction Stephanie Augsburger 1, Borivoje Nikolić 2 1 Intel Corporation, Enterprise Processors Division, Santa Clara, CA, USA. 2 Department
More informationDesigning for the Internet of Things with Cadence PSpice A/D Technology
Designing for the Internet of Things with Cadence PSpice A/D Technology By Alok Tripathi, Software Architect, Cadence The Cadence PSpice A/D release 17.2-2016 offers a comprehensive feature set to address
More informationA Low Power Delay Buffer Using Gated Driver Tree
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 26-30 A Low Power Delay Buffer Using Gated Driver Tree Kokkilagadda
More informationDigital Strobe Tuner. w/ On stage Display
Page 1/7 # Guys EEL 4924 Electrical Engineering Design (Senior Design) Digital Strobe Tuner w/ On stage Display Team Members: Name: David Barnette Email: dtbarn@ufl.edu Phone: 850-217-9147 Name: Jamie
More informationDELTA MODULATION AND DPCM CODING OF COLOR SIGNALS
DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationSensing and Sampling for Low-Power Applications
The Third International Conference on Advances in Signal, Image and Video Processing SIGNAL 2018 May 20, 2018 to May 24, 2018 - Nice, France Sensing and Sampling for Low-Power Applications University Grenoble
More informationECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer
ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum
More informationData Conversion and Lab (17.368) Fall Lecture Outline
Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors
More informationBenchtop Portability with ATE Performance
Benchtop Portability with ATE Performance Features: Configurable for simultaneous test of multiple connectivity standard Air cooled, 100 W power consumption 4 RF source and receive ports supporting up
More informationRF (Wireless) Fundamentals 1- Day Seminar
RF (Wireless) Fundamentals 1- Day Seminar In addition to testing Digital, Mixed Signal, and Memory circuitry many Test and Product Engineers are now faced with additional challenges: RF, Microwave and
More informationEE262: Integrated Analog Circuit Design
EE262: Integrated Analog Circuit Design Instructor: Dr. James Morizio Home phone: 919-596-8069, Cell Phone 919-225-0615 email: jmorizio@ee.duke.edu Office hours: Thursdays 5:30-6:30pm Grader: Himanshu
More informationGAMBIT DAC1 OPERATING MANUAL
digital audio weiss engineering ltd. Florastrasse 42, 8610 Uster, Switzerland +41 1 940 20 06 +41 1 940 22 14 http://www.weiss.ch / http://www.weiss-highend.com GAMBIT DAC1 OPERATING MANUAL Software Version:
More informationIntroduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y
Introduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 What is a Signal? A physical quantity that varies with time, frequency, space, or any
More information1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series
Yokogawa Electric Corporation High Frequency Measurement Development Dept. C&M Business HQ. Motoaki Sugimoto 1. Abstract From digital home electronics to automobiles, a boom has recently occurred in various
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 233 A Portable Digitally Controlled Oscillator Using Novel Varactors Pao-Lung Chen, Ching-Che Chung, and Chen-Yi Lee
More informationAR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
More informationMixing in the Box A detailed look at some of the myths and legends surrounding Pro Tools' mix bus.
From the DigiZine online magazine at www.digidesign.com Tech Talk 4.1.2003 Mixing in the Box A detailed look at some of the myths and legends surrounding Pro Tools' mix bus. By Stan Cotey Introduction
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationAchieving Faster Time to Tapeout with In-Design, Signoff-Quality Metal Fill
White Paper Achieving Faster Time to Tapeout with In-Design, Signoff-Quality Metal Fill May 2009 Author David Pemberton- Smith Implementation Group, Synopsys, Inc. Executive Summary Many semiconductor
More informationADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS
ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P E R w w w. m e n t o r. c o m INTRODUCTION Internet
More information