Hybrid Discrete-Continuous Computer Architectures for Post-Moore s-law Era
|
|
- Gyles Rudolf Watson
- 6 years ago
- Views:
Transcription
1 Hybrid Discrete-Continuous Computer Architectures for Post-Moore s-law Era Keynote at the Bi annual HiPEAC Compu6ng Systems Week Mee6ng Barcelona, Spain October 19 th 2010 Prof. Simha Sethumadhavan Columbia University Simha Sethumadhavan 0
2 The FUTURE depends on you! 1
3 Executive Summary Applications demand more Scientific & societal progress depends on better computers Silicon scaling is slowing down Energy usage more important than hardware cost Changing landscape demands new solutions Multi-cores and accelerators will not scale A solution: Analog-Digital Computing Great match for emerging applications New and Improved old technology! 2
4 What is Computing? P! M E G A Problem that needs a solution 1. Prepare a model of the problem to be solved 2. Prepare an executable specification 3. Execute to obtain results 3
5 Digital Computing Real world inputs i r Digital approx. of inputs i d Outputs Error: O r O d o d Programming Language P! M d E d G d A Problem that needs a solution 1. Prepare a model of the problem to be solved Compiler 2. Prepare an executable specification Arch. Microarch 3. Execute to obtain results 4
6 Multicore Computing Real world inputs i r Digital approx. of inputs i d Parallel Programming Language Outputs Error: O r O p P! M p E p G p o p Multicore promise Reduce power Same time increase throughput Par. Compiler Reality: Low power & throughput Serial regions limit throughput Voltage scaling limits on-chip switching Par. Arch. Die &Wafer sizes are not growing cores cannot increase Multicores have merely postponed the power wall Par. Microarch 5
7 Accelerator Computing Real world inputs i r Digital approx. of inputs i d Programming Language Outputs Error: O r O a P! M a E a Gm a o a Accelerators Map algorithms on to hardware H.264 [Hameed et al. ISCA 10] Acc. Compiler Improve Energy Efficiency Low or no microarch. overheads Some die area can go unused Acc. Arch. Further energy efficiency improvements are difficult 6
8 Next energy efficiency leap? TradiQonal approach: RetrofiTng Model to ImplementaQon P! M E G A Problem that needs a solution 1. Prepare a model of the problem to be solved 2. Prepare an executable specification 3. Execute to obtain results ATTACK FUNDAMENTAL ALGORITHMIC OVERHEADS 7
9 Attempt 1: Au naturel Computing Real world inputs i r Reduced inputs i d P! P Example: Hurricane in a bottle Fast but au naturel is also unnatural For computer scientists But this is what physical scientists do Great if you can simulate the problem on a reduced scale 8
10 Improvement: Continuous Computing Use mathematical formulations used by scientists Real world inputs i r Reduced Real-world Inputs (no discretization) i c Outputs Error: O r O c o c P! M c E c G c DifferenQal EquaQons, Neural Networks etc. No Qme discreqzaqon 9
11 Example Continuous Computer The Linear Differential Analyzer Problems: Limited accuracy, not a practical general-purpose machine. 10
12 The HYBRID Discrete-Continuous Model Combine discrete and continuous models A more natural fit for computing Discrete problem on discrete computer e.g., FSM Continuous problem on continuous e.g., differential eqns. Better for programmability, efficiency & accuracy Real world inputs Digital approx. of inputs Outputs Error: O r O h i r i d HDCCA Programming Language P! M h E h Gm h o h Hardware support For conqnuous computaqon 11
13 HDCCA Research <???> Programming Language P! M h E h Gm h? Compiler? Arch.?. Microarch What should the HDCCA compu3ng stack be? 12
14 Introduction to HDCCA Outline A simple End-to-End example (mini tutorial) Mini-tutorial goals Solidify understanding of differences between discrete and continuous by studying differential equations. Show continuous implementation with analog hardware Analog Old Vs. Analog New Research Challenges for HDCCA Tangible Benefits 13
15 A Simple End-to-End Example Damped Harmonic Motion Toy, text book example Spring attached to mass m Spring constant k Acted by external force F Y(t) K m We are trying to determine what the position at time T? Solution is given by the following equation: 14
16 Discrete Solution Step 1: Write equations in matrix form Step 2: Compute values at time h based on Initial Values Step 3 n: Compute values at time 2h based on value at h, and iterate until you converge based on some error bound. 15
17 Continuous Solution Integrate twice using op-amps Scale down R,C value based on 1/m, b/m & k/m Determines solution time Analog Circuit for IntegraQon Analog Hardware Circuit 16
18 Comparison of Discrete vs. Continuous Both produce approximate answers Measured time to arrive at ±2.5% of analytical value Speed ups due to fact that we avoided discrete time stepping. 17
19 Introduction to HDCCA Outline A Simple End-to-End Example Analog Old Vs. Analog New We are using analog to implement the continuous model But, isn t analog dead? Understand why digital superseded analog in the 70s. Show that critical barriers to analog have been solved Research Challenges for HDCCA Tangible Benefits 18
20 Old Vs. New: Accuracy Old analog susceptible to noise and error Cannot get more than good bits New analog devices are not much better But the application landscape has changed #1: Many modern apps do not need high accuracy Graphics, Optimization #2: Many modern apps are error-tolerant Games, Learning #3: For high accuracy applications HDCCA is useful Refine approximate analog values using digital solver! 19
21 Old Vs. New: Design/Implementation Old: Lack of CAD tools, design methodology New: Still black art/engineering (like parallel prog?!) Note that: Digital design complexity is approaching analog design complexity But analog CAD is improving A recent successful analog design Off-chip co-processor Published in 2005 in ISSCC Cowan and Columbia TILE TILE 20
22 Old Vs. New: Programmability Old machines were large, clunky Scanimate graphics system [Siggraph 98] Most famous video produced by Scanimate Death Star 21
23 Old Vs. New: Programmability 22
24 Old: Old Vs. New: Programmability Had to manually patch wires for programming New: RC values can be programmed by digital But more development is needed Compiler Toolchain Programming language Development environment etc., 23
25 Introduction to HDCCA Outline A simple End-to-End Example Analog Old Vs. Analog New Research Challenges for HDCCA? Arch.?. Microarch 24
26 Research Challenges: Microarchitecture Digital Chip Analog ACC. Cache Mem D/A Array Data Path Array Xn A/D Array Digital Control Interface Microarch How much on chip area should be alllocated to Analog? What type of func3onal units should be included? Should the units be connected with circuit or packet switching? How many input output channels to digital should be created? Should the Datapath and ADCs be operated at different speeds? 25
27 Research Challenges: Architecture Analog Interfaces ConfiguraQon CalibraQon Compute CompleQon Func3onality Configure the datapath for a sub problem To query processor state when computaqon is carried out. Export types of funcqonal units available When should the output values be sampled? Arch. What is the machine model? Should we use the accelerator as a slave or standalone? What are the seman3cs of the instruc3ons? Microarch How much on chip area should be alllocated to Analog? What type of funcqonal units should be included? Should the units be connected with circuit or packet switching? How many input output channels to digital should be created? Should the Datapath and ADCs be operated at different speeds? 26
28 Research Challenges: Compiler/PL PL Compiler Arch. Microarch What should the con3nuous languages primi3ves be? Do we need a separate staqc and dynamic compiler? What is the machine model? Should we use the accelerator as a slave or standalone? What are the semanqcs of the instrucqons? How much on chip area should be alllocated to Analog? What type of funcqonal units should be included? Should the units be connected with circuit or packet switching? How many input output channels to digital should be created? Should the Datapath and ADCs be operated at different speeds? 27
29 Research Challenges: Algorithms Algorithm Developer PL Compiler Arch. Microarch Development of algorithms to decompose tasks? Can we come up with a formal theory of how errors should be handled? What should the conqnuous languages primiqves be? Do we need a separate staqc and dynamic compiler? What is the machine model? Should we use the accelerator as a slave or standalone? What are the semanqcs of the instrucqons? How much on chip area should be alllocated to Analog? What type of funcqonal units should be included? Should the units be connected with circuit or packet switching? How many input output channels to digital should be created? Should the Datapath and ADCs be operated at different speeds? 28
30 Introduction to HDCCA Outline HDCCA mini tutorial Analog Old Vs. Analog New Research Challenges for HDCCA Tangible Benefits of HDCCA Analysis of existing benchmark suites Mapping a non-straightforward problem on to HDCCA 29
31 Analog Accelerator Utility Examined three benchmark suites SPEC CFP Intel RMS Berkeley Dwarfs Categorize Based on problem Not algorithm 40 % map to HDCCA Linear Algebra ODE Spectral Methods Other Domains 30
32 Solving Linear Programming Soplex in SPEC solves LP using Simplex Cannot be directly mapped on to analog accelerator Alternate formulation of the problem is needed Objec&ve func&on (linear) Decision Variables e.g., SPEC ~920K DVs Constraints e.g., SPEC ~2.5K constraints 31
33 Analog Mapping Solved using gradient descent instead of simplex Generate a moving in the solution space Move the point based on the objective function When P is maximum of minimum the gradient goes to zero P is the solution Also works for non-linear constraints! 32
34 Related Work Several Thesis 1942
35 CONCLUDING REMARKS 34
36 Use Models Philosophy of Engineering Innovations CYCLIC THEORY OF INVENTION LINEAR THEORY OF INVENTION Vector, SIMD MMX MulQprocessor, MulQcores Networks, Networks on Chip
37 Simha s Philosophy of Engineering Innovations The right symbolism for computer engineering innova6on is at least a helix. Analog improvements IntegraQon Digital interfacing to Analog Some AutomaQon Technology Time New emphasis on energy efficiency Use Models ApplicaQon Changes Error tolerant Reduced accuracy applicaqons To CITE This talk use CUCS
38 Other Research at CASTL I. Proactive Security Project Current Approach to Security : Patch flaws reactively What if we took a ground up approach? Secure hardware first Build hardware primitives to support SW security Build SW security countermeasures using HW primitives II. Accelerating Discovery in Computer Systems We are seeing rapid application development Traditional methods are too slow to keep pace Can we use Machine Learning and Crowd sourcing to build better systems? 37
Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationIntroduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y
Introduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 What is a Signal? A physical quantity that varies with time, frequency, space, or any
More informationHigh Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation
High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities Introduction About Myself What to expect out of this lecture Understand the current trend in the IC Design
More informationScalability of MB-level Parallelism for H.264 Decoding
Scalability of Macroblock-level Parallelism for H.264 Decoding Mauricio Alvarez Mesa 1, Alex Ramírez 1,2, Mateo Valero 1,2, Arnaldo Azevedo 3, Cor Meenderinck 3, Ben Juurlink 3 1 Universitat Politècnica
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationAmdahl s Law in the Multicore Era
Amdahl s Law in the Multicore Era Mark D. Hill and Michael R. Marty University of Wisconsin Madison August 2008 @ Semiahmoo Workshop IBM s Dr. Thomas Puzak: Everyone knows Amdahl s Law 2008 Multifacet
More informationSystem Quality Indicators
Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the
More informationL11/12: Reconfigurable Logic Architectures
L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,
More informationFuture of Analog Design and Upcoming Challenges in Nanometer CMOS
Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationAnalog Performance-based Self-Test Approaches for Mixed-Signal Circuits
Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits Tutorial, September 1, 2015 Byoungho Kim, Ph.D. Division of Electrical Engineering Hanyang University Outline State of the Art for
More informationRedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision
Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision Robert LiKamWa Yunhui Hou Yuan Gao Mia Polansky Lin Zhong roblkw@rice.edu houyh@rice.edu yg18@rice.edu mia.polansky@rice.edu lzhong@rice.edu
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationReconfigurable FPGA Implementation of FIR Filter using Modified DA Method
Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method M. Backia Lakshmi 1, D. Sellathambi 2 1 PG Student, Department of Electronics and Communication Engineering, Parisutham Institute
More informationDecision-Maker Preference Modeling in Interactive Multiobjective Optimization
Decision-Maker Preference Modeling in Interactive Multiobjective Optimization 7th International Conference on Evolutionary Multi-Criterion Optimization Introduction This work presents the results of the
More informationReconfigurable Neural Net Chip with 32K Connections
Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with
More informationIntroduction to Data Conversion and Processing
Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationOn the Rules of Low-Power Design
On the Rules of Low-Power Design (and How to Break Them) Prof. Todd Austin Advanced Computer Architecture Lab University of Michigan austin@umich.edu Once upon a time 1 Rules of Low-Power Design P = acv
More informationGo BEARS~ What are Machine Structures? Lecture #15 Intro to Synchronous Digital Systems, State Elements I C
CS6C L5 Intro to SDS, State Elements I () inst.eecs.berkeley.edu/~cs6c CS6C : Machine Structures Lecture #5 Intro to Synchronous Digital Systems, State Elements I 28-7-6 Go BEARS~ Albert Chae, Instructor
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationCommunication Avoiding Successive Band Reduction
Communication Avoiding Successive Band Reduction Grey Ballard, James Demmel, Nicholas Knight UC Berkeley PPoPP 12 Research supported by Microsoft (Award #024263) and Intel (Award #024894) funding and by
More informationMethodology. Nitin Chawla,Harvinder Singh & Pascal Urard. STMicroelectronics
An Algorithm to Silicon ESL Design Methodology Nitin Chawla,Harvinder Singh & Pascal Urard STMicroelectronics SOC Design Challenges:Increased Complexity 992 994 996 998 2 22 24 26 28 2.7.5.35.25.8.3 9
More informationINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture
More informationCo-simulation Techniques for Mixed Signal Circuits
Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most
More informationSequencing and Control
Sequencing and Control Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2016 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Source:
More informationDESIGN PHILOSOPHY We had a Dream...
DESIGN PHILOSOPHY We had a Dream... The from-ground-up new architecture is the result of multiple prototype generations over the last two years where the experience of digital and analog algorithms and
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationCOE328 Course Outline. Fall 2007
COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student
More information8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM
Recent Development in Instrumentation System 99 8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Siti Zarina Mohd Muji Ruzairi Abdul Rahim Chiam Kok Thiam 8.1 INTRODUCTION Optical tomography involves
More informationElectrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York
NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationVLSI Digital Signal Processing
VLSI Digital Signal Processing EEC 28 Lecture Bevan M. Baas Tuesday, January 8, 29 Today Administrative items Syllabus and course overview My background Digital signal processing overview Read Programmable
More informationMemory efficient Distributed architecture LUT Design using Unified Architecture
Research Article Memory efficient Distributed architecture LUT Design using Unified Architecture Authors: 1 S.M.L.V.K. Durga, 2 N.S. Govind. Address for Correspondence: 1 M.Tech II Year, ECE Dept., ASR
More informationContents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
More informationGood afternoon! My name is Swetha Mettala Gilla you can call me Swetha.
Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha. I m a student at the Electrical and Computer Engineering Department and at the Asynchronous Research Center. This talk is about the
More informationReview C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o. Lecture #14
CS61C L14 Introduction to Synchronous Digital Systems (1) inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #14 Introduction to Synchronous Digital Systems 2007-7-18 Scott Beamer, Instructor
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #14 Introduction to Synchronous Digital Systems 2007-7-18 Scott Beamer, Instructor CS61C L14 Introduction to Synchronous Digital Systems
More informationDesign and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture
Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture Vinaykumar Bagali 1, Deepika S Karishankari 2 1 Asst Prof, Electrical and Electronics Dept, BLDEA
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationDigital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor
14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)
More informationSimple motion control implementation
Simple motion control implementation with Omron PLC SCOPE In todays challenging economical environment and highly competitive global market, manufacturers need to get the most of their automation equipment
More informationCHAPTER 8 CONCLUSION AND FUTURE SCOPE
124 CHAPTER 8 CONCLUSION AND FUTURE SCOPE Data hiding is becoming one of the most rapidly advancing techniques the field of research especially with increase in technological advancements in internet and
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationSELSE ASAR: Applica+on-Specific Approximate Recovery to Mi+gate Hardware Variability. Presenter: Manish Gupta
SELSE 2017 ASAR: Applica+on-Specific Approximate Recovery to Mi+gate Hardware Variability Presenter: Manish Gupta Collaborators: Abbas Rahimi, Daniel Lowell, John Kalama9anos, Advisors: Dean Tullsen, Rajesh
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large
ESE680-002 (ESE534): Computer Organization Day 20: March 28, 2007 Retiming 2: Structures and Balance Last Time Saw how to formulate and automate retiming: start with network calculate minimum achievable
More informationImplementation of a turbo codes test bed in the Simulink environment
University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationSiRX Single-Chip RF Front-End for Digital Satellite TV
SiRX Single-Chip RF Front-End for Digital Satellite TV Track Record of Proven Technology Key Silicon Labs Innovations Globally-compliant DAA CMOS RF synthesizer Complete embedded modem CMOS RF transceiver
More informationSolution of Linear Systems
Solution of Linear Systems Parallel and Distributed Computing Department of Computer Science and Engineering (DEI) Instituto Superior Técnico November 30, 2011 CPD (DEI / IST) Parallel and Distributed
More informationPerformance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP
Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,
More informationUsing the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
More informationDesign of Low Power and Area Efficient 64 Bits Shift Register Using Pulsed Latches
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 555-560 Research India Publications http://www.ripublication.com Design of Low Power and Area Efficient 64
More informationYong Cao, Debprakash Patnaik, Sean Ponce, Jeremy Archuleta, Patrick Butler, Wu-chun Feng, and Naren Ramakrishnan
Yong Cao, Debprakash Patnaik, Sean Ponce, Jeremy Archuleta, Patrick Butler, Wu-chun Feng, and Naren Ramakrishnan Virginia Polytechnic Institute and State University Reverse-engineer the brain National
More informationCOMP2611: Computer Organization. Introduction to Digital Logic
1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationPowerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.
Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper Abstract Test costs have now risen to as much as 50 percent of the total manufacturing
More informationFigure 1: Feature Vector Sequence Generator block diagram.
1 Introduction Figure 1: Feature Vector Sequence Generator block diagram. We propose designing a simple isolated word speech recognition system in Verilog. Our design is naturally divided into two modules.
More informationOpenXLR8: How to Load Custom FPGA Blocks
OpenXLR8: How to Load Custom FPGA Blocks Webinar Breakdown: Introduc*on to pseudorandom number generator (LFSR) code Review of Verilog wrapper interface to microcontroller Simula*on with Mentor Graphics
More informationADVANCES in semiconductor technology are contributing
292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs With Wrapped Analog Cores Anuja Sehgal, Student Member,
More informationRAZOR: CIRCUIT-LEVEL CORRECTION OF TIMING ERRORS FOR LOW-POWER OPERATION
RAZOR: CIRCUIT-LEVEL CORRECTION OF TIMING ERRORS FOR LOW-POWER OPERATION Shohaib Aboobacker TU München 22 nd March 2011 Based on Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation Dan
More informationEFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
More informationGuide to designing a device incorporating MEMSbased pico projection
Guide to designing a device incorporating MEMSbased pico projection By Carlos Lopez MEMS technology shown enabling a near eye display application Over the last few years, millions of products incorporating
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationDigital Strobe Tuner. w/ On stage Display
Page 1/7 # Guys EEL 4924 Electrical Engineering Design (Senior Design) Digital Strobe Tuner w/ On stage Display Team Members: Name: David Barnette Email: dtbarn@ufl.edu Phone: 850-217-9147 Name: Jamie
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationBell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST
Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationCDA 4253 FPGA System Design FPGA Architectures. Hao Zheng Dept of Comp Sci & Eng U of South Florida
CDA 4253 FPGA System Design FPGA Architectures Hao Zheng Dept of Comp Sci & Eng U of South Florida FPGAs Generic Architecture Also include common fixed logic blocks for higher performance: On-chip mem.
More informationA video signal processor for motioncompensated field-rate upconversion in consumer television
A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationDESIGN OF ANALOG FUZZY LOGIC CONTROLLERS IN CMOS TECHNOLOGIES
DESIGN OF ANALOG FUZZY LOGIC CONTROLLERS IN CMOS TECHNOLOGIES Design of Analog Fuzzy Logic Controllers in CMOS Technologies Implementation, Test and Application by Carlos Dualibe Universidad Católica de
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationESE534: Computer Organization. Last Time. Last Time. Today. Preclass. Preclass. LUTs. Day 15: March 22, 2010 Compute 2: Cascades, ALUs, PLAs
ESE534: Computer Organization Last Time LUTs area Day 15: March 22, 2010 Compute 2: Cascades, ALUs, PLAs structure big LUTs vs. small LUTs with interconnect design space optimization 1 2 Today Last Time
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationAbstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
More informationWe are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors
CSC258 Week 5 1 We are here Assembly Language Processors Arithmetic Logic Units Devices Finite State Machines Flip-flops Circuits Gates Transistors 2 Circuits using flip-flops Now that we know about flip-flops
More informationFPGA Hardware Resource Specific Optimal Design for FIR Filters
International Journal of Computer Engineering and Information Technology VOL. 8, NO. 11, November 2016, 203 207 Available online at: www.ijceit.org E-ISSN 2412-8856 (Online) FPGA Hardware Resource Specific
More informationComputer Graphics. Introduction
Computer Graphics Introduction Introduction Computer Graphics : It involves display manipulation and storage of pictures and experimental data for proper visualization using a computer. Typically graphics
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationHW#3 - CSE 237A. 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec
HW#3 - CSE 237A 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec a. (Assume queue A wants to transmit at 1 bit/sec, and queue B at 2 bits/sec and queue C at 3 bits/sec. What
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationAn Improved Recursive and Non-recursive Comb Filter for DSP Applications
eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/
More informationResearch Article. ISSN (Print) *Corresponding author Shireen Fathima
Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2014; 2(4C):613-620 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)
More informationTriple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.
Triple RTD SMART INPUT MODULE State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. On-board Digital Signal Processor. Linearization RTDs
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationBoolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process
(Lec 11) From Logic To Layout What you know... Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process High-level design description
More informationMeeting Embedded Design Challenges with Mixed Signal Oscilloscopes
Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes Introduction Embedded design and especially design work utilizing low speed serial signaling is one of the fastest growing areas of digital
More informationOutline. 1 Reiteration. 2 Dynamic scheduling - Tomasulo. 3 Superscalar, VLIW. 4 Speculation. 5 ILP limitations. 6 What we have done so far.
Outline 1 Reiteration Lecture 5: EIT090 Computer Architecture 2 Dynamic scheduling - Tomasulo Anders Ardö 3 Superscalar, VLIW EIT Electrical and Information Technology, Lund University Sept. 30, 2009 4
More informationCOMPUTER ENGINEERING PROGRAM
COMPUTER ENGINEERING PROGRAM California Polytechnic State University CPE 169 Experiment 6 Introduction to Digital System Design: Combinational Building Blocks Learning Objectives 1. Digital Design To understand
More informationA Fast Constant Coefficient Multiplier for the XC6200
A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx
More informationFPGA Implementation of DA Algritm for Fir Filter
International Journal of Computational Engineering Research Vol, 03 Issue, 8 FPGA Implementation of DA Algritm for Fir Filter 1, Solmanraju Putta, 2, J Kishore, 3, P. Suresh 1, M.Tech student,assoc. Prof.,Professor
More informationRF (Wireless) Fundamentals 1- Day Seminar
RF (Wireless) Fundamentals 1- Day Seminar In addition to testing Digital, Mixed Signal, and Memory circuitry many Test and Product Engineers are now faced with additional challenges: RF, Microwave and
More information