J. Maillard, J. Silva. Laboratoire de Physique Corpusculaire, College de France. Paris, France
|
|
- Cora Todd
- 5 years ago
- Views:
Transcription
1 Track Parallelisation in GEANT Detector Simulations? J. Maillard, J. Silva Laboratoire de Physique Corpusculaire, College de France Paris, France Track parallelisation of GEANT-based detector simulations, worked out for a parallel computer, is described. Its implementation in a T9000 based TN310 computer (16 processors) is explained in detail. With the help of the shower tracking example Gexam1 we show that the speedup obtained is satisfactory for high energies and enough initial particles. Load balancing policies are discussed. 1 Introduction Farm parallelisation provides the best speedup for GEANT-based programs running in MPPs. Event or Job level parallelisation minimizes communication work between dierent processors [1]. However, the minimum time for treating an event is the time expended by a single processor in sequential mode. This time is roughly proportional to the incident track energy, and to the number of initial tracks. For very high energy applications (LHC, astrophysics), the time of a single full event simulation will be very high. It has been noted for a long time, that dierent tracks are independent from each other, and that a parallelisation at the track level could decrease this single-event execution time [2]. Though convenient (specially in the debugging phase), this gain of time is not critical for simulation tasks where there are no severe delay constraints. However, there are a number of reasons that push to undertake this parallelisation. In many of really running parallel computers, the lack of virtual memory forbids the implementation of very complex programs. They are restricted by the limited amount of real memory in each processor. Even if such a capacity exists in a parallel machine, the communication activity with the disk server would grow very fast and the speedup would quickly decrease. The track level parallelisation permits the reduction? This work is supported by the European Union, GPMIMD contract No. 1P5404 Preprint submitted to Elsevier Preprint 4 August 1995
2 of complexity of the single processor task, with the price of reducing global speedup. A geometrical parallelisation is the rst \long time around" example. We also can imagine a track parallelisation where dierent processors take care of tracks with special characteristics. The example of shower tracks simulation with faster algorithms depending on track parameters has already been discussed [3]. So it is important to study how speedup depends on dierent parallelisation schemes and load balancing policies. 2 Parallel implementation In our parallelisation scheme, we divide the problem into one \master" task and N slave tasks. The master task does the basic input/output work, synchronizes event start up and termination. It also acts as a dispatcher for tracks sent by the slaves and nally, it collects all partial results coming from slaves. SLAVE 1 SLAVE 2 MASTER virtual links SLAVE 3 SLAVE 4 HOST SLAVE N Fig. 1. Parallelisation Layout The master task also can act as an event generator, but this may be done either by the slaves themselves or by a special third kind of task. The slave tasks perform tracking. To guarantee the independence of dierent tracks, the random numbers used by the slave are generated by dierent GRNDM random generator series. This implies, however, that an event can not be reproduced exactly. This reproducibility can be implemented by introducing in the track 2
3 information the random seed and the series number. For a given particle, the slave can decide to do track work as a normal sequential program, or instead, to send the track to the master on the basis of some working criteria. There are two important limiting factors to speedup. The production of new particles is done within the tracking of one of them, so the dispatcher can provide work to a free processor only if this production is suciently fast. On the other hand, if there are to many particles exchanged at a given moment, the communication work increases. In a number of cases this can reduce tracking task access to the processor, introduce synchronization delays, and therefore decrease speedup. A good speedup is a compromise between this two situations. MASTER UGINIT EVENT GENERATOR SLAVE GRUN_MASTER GUKINE UGINIT GUWAIT START OF EVENT GUKINE DISPATCHING END OF EVENT COLLECT RESULTS GUTREV receive particle GUSTEP TSKING send particle GUOUT GUOUT UGLAST Fig. 2. Program block diagram From a GEANT programmer point of view, it is important to keep the program structure as close as possible to the sequential one [4]. In our implementation, this is done by preserving must of the sequential program structure, and changing a very limited amount of subroutines. The master can perform the initialization (data card reading, initialization of geometry and detector description) and send it to slaves. This work, of course, can be done by each slave. After that, the master synchronizes the event start, and keeps track of 3
4 the state of all slaves. It receives particles, and dispatches them to the rst free worker. When all workers are free, it signals the end of the event, collects all results from slaves and nally executes GUOUT as in the sequential version. This routine normally handles output for the current event. After the wanted number of events, he executes UGLAST and all required global input/output. If the nal phase is so complex that it becomes a bottleneck, this phase can also be parallelised. The slave program is very close to the sequential one. It makes the usual initialization, executes GUKINE where synchronization and eventually event generation is done, and then GTREVE where the event tracking is performed. This subroutine is changed in the parallel version in order to introduce the possibility of receiving tracks from the dispatcher. The worker tracks all the particles in the stack, and when there are no more particles left, it sends a message to the dispatcher. The last one sends it a particle if there is any in stock, or, at the end of the event, the signal for nishing the tracking phase. After this, the slave calls GUOUT where all partial results are saved or sent to the master. If this last phase is very complex or time consuming, other tasks can be created in order to distribute this nal charge. In our case, histograming and le handling is very simple, so we leave them to the master itself. The decision of whether a particle should be tracked or sent to the master is made in the user written routine GUSTEP. The user is free to choose a sending policy. A routine TSKING, analog of GSKING, handles the track transmission to the dispatcher. A block diagram of both master and slave sequences is shown in gure 2. This centralized sort of dispatching permits a very simple task control, but can be a factor of speedup decrease if the number of exchanged particles is very large, as expected when the number of processor increases. For some tens of processors, this is not the most important factor of eciency decrease. However, for very large scale implementations one must think about a distributed dispatching. Each slave has to stock in memory an amount of information that strongly depends on the application. This information consists mainly in geometry and material descriptions and calculated results (energy depositions, hits, etc.). When it is too large to t in memory, it can be shared between slaves. The dispatching criteria in the master, and the sending one in the slave can easily take this fact into account. For example a slave can contain only a part of the detector description, or it can calculate results from only one type of particles. Particles that not match slaves conditions are send to the master who redispatch them to the appropriated slaves. This implies, of course, a reduction of speedup caused by transmission delays and load balancing, but makes the implementation possible. A careful analysis must be performed for each particular case. 4
5 3 The TN310 computer We used the TN310 computer [6] to make our tests. It is a T9000 transputer based parallel computer, developed in the GPMIMD european Esprit program. The T9000 processor is the latest member of the transputer family. Apart from an increased computing power, it distinguishes itself from the T800 family by some new features. In particular, it has a built in communication to host C104 Contrrol C104 C104 C104 C104 N E W S to other mother boards / 4 / 4 T9000 T9000 T9000 T PR 1 PR 2 PR 3 PR 16 Control Links Fig. 3. The TN310 MotherBoard processor (the VCP) that discharges the main processor from communication tasks. Physically, the T9000 has 4 serial bidirectional links (as is the case for the T800), but new hardware permits the eective utilization of virtual channels. Communication is possible between any two processors in the same network, by hopping through other processors in the network without using their computing time. A companion chip, the C104, is a crossbar switch that can connect 32 physical channels. Details of these chips are given in [5]. The TN310 architecture is shown in gure 3. The computer can hold two motherboards, that is to say up to 32 processors, but larger congurations are also available. The programming environment that we used is the Inmos Toolset. All programs were translated to C language by means of the AT&T Bell Labs Fortran-to-C converter (f2c). This C version was then compiled, linked, and congured with the inmos Toolset, and nally run as a standalone program in the computer. All GEANT Library and CERNLIB was compiled and tested using this tools. All the input/output is done through a server program on the Unix host. In our case, the host is a Sparc20 Sun Workstation. 5
6 4 Results Here we present the results obtained with the Gexam1 example, with N initial photons. We used this well known example in order to have an easy check at Fig. 4. Speedup for N=1 initial particle every stage of the program development. In the slave GUSTEP program, we choose to send to the master 1 out of m secondary particles produced. The parameter m is read in the data cards and takes the values of 1, 2 or 3. The relation between the speedup and the portion of secondary particles transmitted to the dispatcher is shown in the gures. The speedup for n processors is dened by the relation: S n = T 1 T n The value of T 1 is the value of the 1 slave network, and it is very close to the sequential one processor time. We see that the speedup is limited in the 1 GeV case by the lack of particles. The situation for 10 GeV is better, specially when we send only half of the secondary particles produced. When the initial event is formed by many particles, the speedup is clearly increased, as shown in gure 5. Here we plotted the relation between speedup and the number of initial particles transmitted by the dispatcher, with a xed value of m = 2. 6
7 Fig. 5. Speedup vs. number of initial particles (m=2) Other strategies can give better results. The principal goal is to furnish enough particles to slaves, and to minimize communications at the same time. The dispatcher can provide a feedback to slaves in order to inuence the number of particles sent to it. In this case he can constitute a stock of particles, and command the slaves in order to reduce the frequency of particles transmitted. If the stock decreases, it can increase this frequency. In our case this is done by setting the parameter m after each particle received by the dispatcher. This parameter is set by the dispatcher in each slave to a value m = int! max(n stock? N 1 ; 0) N N processors where N 1 and N 2 are user xed parameters. N 1 is used to preserve a minimum stock and N 2 sets the feedback level. In gures 6 are shown results for the simplest N 1 = 0 and N 2 = 1 case, with dierent number of initial photons. We see that speedup is better than in the case of xed frequency as expected. We must keep in mind, however, that the criteria used for sending a particle back to the dispatcher might depend on the track characteristics. So, the real situation can be worse. 7
8 5 Conclusions Fig. 6. Speedup for feedback loading We showed that the speedup obtained in track parallelisation can be good for a medium number of processors. The results are better with increasing energy and complexity of the initial event. If not quite competitive with event level parallelisation, it can be unavoidable for very high energies or very complex simulations. In order to obtain a high speedup, however, one needs a very ecient and transparent communication network. T9000 is a good example of processor that implements this feature. With the use of the tools that we worked out, the track parallelisation can be done very easily for any standard Geant based simulation. 8
9 References [1] L.Duot, A.Jejcic, J.Maillard, J.Silva, G.Maurel Simulation of LHC calorimeters on the T Node parallel computer. \Workshop on detectors and event simulation in High Energy Physics" Amsterdam, April [2] L.Duot, A.Jejcic, J.Maillard, J.Silva, G.Maurel Operating HEP simulation codes on the T Node parallel computer. Computing in High Energy Physics Conference, Tsukuba Mars Preprint LPC [3] L.M. Bertolotto, et al. \Feasibility studies for a high energy physics MC Program on Massive Parallel Platforms", C.H.E.P. 1994, San Francisco, April [4] R. Brun et al., \GEANT Detector Description and Simulation Tool", Cern Program Library Long Writeup W5013. [5] The T9000 Transputer, Hardware Reference Manual, SGS/Thomson Microelectronics, [6] The TN310 computer, Telmat Multinode Training, R. Pathenay, June
1ms Column Parallel Vision System and It's Application of High Speed Target Tracking
Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,
More informationSimple motion control implementation
Simple motion control implementation with Omron PLC SCOPE In todays challenging economical environment and highly competitive global market, manufacturers need to get the most of their automation equipment
More informationExperimental Results from a Practical Implementation of a Measurement Based CAC Algorithm. Contract ML704589 Final report Andrew Moore and Simon Crosby May 1998 Abstract Interest in Connection Admission
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationNetwork. Decoder. Display
On the Design of a Low-Cost Video-on-Demand Storage System Banu Ozden Rajeev Rastogi Avi Silberschatz AT&T Bell Laboratories 600 Mountain Avenue Murray Hill NJ 07974-0636 fozden, rastogi, avig@research.att.com
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationThe Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationScalability of MB-level Parallelism for H.264 Decoding
Scalability of Macroblock-level Parallelism for H.264 Decoding Mauricio Alvarez Mesa 1, Alex Ramírez 1,2, Mateo Valero 1,2, Arnaldo Azevedo 3, Cor Meenderinck 3, Ben Juurlink 3 1 Universitat Politècnica
More informationGated Driver Tree Based Power Optimized Multi-Bit Flip-Flops
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 4, July 2014, PP 250-254 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Gated Driver Tree Based Power Optimized Multi-Bit
More informationDesign of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet
Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet Praween Sinha Department of Electronics & Communication Engineering Maharaja Agrasen Institute Of Technology, Rohini sector -22,
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationReconfigurable Neural Net Chip with 32K Connections
Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 5: Built-in Self Test (I) Instructor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 5 1 Outline Introduction (Lecture 5) Test Pattern Generation (Lecture 5) Pseudo-Random
More informationSupporting Random Access on Real-time. Retrieval of Digital Continuous Media. Jonathan C.L. Liu, David H.C. Du and James A.
Supporting Random Access on Real-time Retrieval of Digital Continuous Media Jonathan C.L. Liu, David H.C. Du and James A. Schnepf Distributed Multimedia Center 1 & Department of Computer Science University
More informationOCTAVE C 3 D 3 E 3 F 3 G 3 A 3 B 3 C 4 D 4 E 4 F 4 G 4 A 4 B 4 C 5 D 5 E 5 F 5 G 5 A 5 B 5. Middle-C A-440
DSP First Laboratory Exercise # Synthesis of Sinusoidal Signals This lab includes a project on music synthesis with sinusoids. One of several candidate songs can be selected when doing the synthesis program.
More informationDSP Laboratory: Analog to Digital and Digital to Analog Conversion *
OpenStax-CNX module: m13035 1 DSP Laboratory: Analog to Digital and Digital to Analog Conversion * Erik Luther This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationDC Ultra. Concurrent Timing, Area, Power and Test Optimization. Overview
DATASHEET DC Ultra Concurrent Timing, Area, Power and Test Optimization DC Ultra RTL synthesis solution enables users to meet today s design challenges with concurrent optimization of timing, area, power
More informationCOE328 Course Outline. Fall 2007
COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student
More informationINC 253 Digital and electronics laboratory I
INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10
More informationExplorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6
fuzzytech ST6 Explorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6 DESIGN: System: up to 4 inputs and one output Variables: up to 7 labels per input/output Rules: up to 125 rules ON-LINE OPTIMISATION:
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationDistributed Virtual Music Orchestra
Distributed Virtual Music Orchestra DMITRY VAZHENIN, ALEXANDER VAZHENIN Computer Software Department University of Aizu Tsuruga, Ikki-mach, AizuWakamatsu, Fukushima, 965-8580, JAPAN Abstract: - We present
More informationFigure 1: Feature Vector Sequence Generator block diagram.
1 Introduction Figure 1: Feature Vector Sequence Generator block diagram. We propose designing a simple isolated word speech recognition system in Verilog. Our design is naturally divided into two modules.
More informationTechniques for Extending Real-Time Oscilloscope Bandwidth
Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationTime Domain Simulations
Accuracy of the Computational Experiments Called Mike Steinberger Lead Architect Serial Channel Products SiSoft Time Domain Simulations Evaluation vs. Experimentation We re used to thinking of results
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationDigital Correction for Multibit D/A Converters
Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,
More information8 Concluding Remarks. random disk head seeks, it requires only small. buered in RAM. helped us understand details about MPEG.
cur buf is the viewer buer containing the FF-version of the movie from the movie buer that output the bits being transmitted In [2], we present a scheme that eliminates the delay associated with all of
More informationData flow architecture for high-speed optical processors
Data flow architecture for high-speed optical processors Kipp A. Bauchert and Steven A. Serati Boulder Nonlinear Systems, Inc., Boulder CO 80301 1. Abstract For optical processor applications outside of
More informationCanada Gazette - Industry Canada Notice SMBR : DTV (Digital Television) Transition Allotment Plan
September 11, 1998 Mr. Robert W. McCaughern Director General, Spectrum Engineering Branch Industry Canada 300 Slater Street Ottawa, ON K1A 0C8 Re: Canada Gazette - Industry Canada Notice SMBR-002-98: DTV
More informationAdding Analog and Mixed Signal Concerns to a Digital VLSI Course
Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper
More informationECE 555 DESIGN PROJECT Introduction and Phase 1
March 15, 1998 ECE 555 DESIGN PROJECT Introduction and Phase 1 Charles R. Kime Dept. of Electrical and Computer Engineering University of Wisconsin Madison Phase I Due Wednesday, March 24; One Week Grace
More informationImpact of scan conversion methods on the performance of scalable. video coding. E. Dubois, N. Baaziz and M. Matta. INRS-Telecommunications
Impact of scan conversion methods on the performance of scalable video coding E. Dubois, N. Baaziz and M. Matta INRS-Telecommunications 16 Place du Commerce, Verdun, Quebec, Canada H3E 1H6 ABSTRACT The
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationPEP-I1 RF Feedback System Simulation
SLAC-PUB-10378 PEP-I1 RF Feedback System Simulation Richard Tighe SLAC A model containing the fundamental impedance of the PEP- = I1 cavity along with the longitudinal beam dynamics and feedback system
More informationAdministrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationIN DIGITAL transmission systems, there are always scramblers
558 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 Parallel Scrambler for High-Speed Applications Chih-Hsien Lin, Chih-Ning Chen, You-Jiun Wang, Ju-Yuan Hsiao,
More informationDepartment of Computer Science, Cornell University. fkatej, hopkik, Contact Info: Abstract:
A Gossip Protocol for Subgroup Multicast Kate Jenkins, Ken Hopkinson, Ken Birman Department of Computer Science, Cornell University fkatej, hopkik, keng@cs.cornell.edu Contact Info: Phone: (607) 255-9199
More informationBell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST
Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 7. LECTURE: REGISTERS, COUNTERS AND SERIAL ARITHMETIC CIRCUITS st (Autumn) term 208/209 7. LECTURE: REGISTERS,
More informationThe Matched Delay Technique: Wentai Liu, Mark Clements, Ralph Cavin III. North Carolina State University. (919) (ph)
The Matched elay Technique: Theory and Practical Issues 1 Introduction Wentai Liu, Mark Clements, Ralph Cavin III epartment of Electrical and Computer Engineering North Carolina State University Raleigh,
More informationFig. 1. The Front Panel (Graphical User Interface)
ME 4710 Motion and Control Data Acquisition Software for Step Excitation Introduction o These notes describe LabVIEW software that can be used for data acquisition. The overall software characteristics
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationA 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology
A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology Pyung-Su Han Dept. of Electrical and Electronic Engineering Yonsei University Seoul, Korea ps@tera.yonsei.ac.kr Woo-Young Choi Dept.
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationYong Cao, Debprakash Patnaik, Sean Ponce, Jeremy Archuleta, Patrick Butler, Wu-chun Feng, and Naren Ramakrishnan
Yong Cao, Debprakash Patnaik, Sean Ponce, Jeremy Archuleta, Patrick Butler, Wu-chun Feng, and Naren Ramakrishnan Virginia Polytechnic Institute and State University Reverse-engineer the brain National
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationVery fast rate 2-input fuzzy processor for high energy physics
Fuzzy Sets and Systems 132 (2002) 261 272 www.elsevier.com/locate/fss Very fast rate 2-input fuzzy processor for high energy physics Davide Falchieri, Alessandro Gabrielli, Enzo Gandol Physics Department,
More informationAudio Compression Technology for Voice Transmission
Audio Compression Technology for Voice Transmission 1 SUBRATA SAHA, 2 VIKRAM REDDY 1 Department of Electrical and Computer Engineering 2 Department of Computer Science University of Manitoba Winnipeg,
More informationIntroduction To LabVIEW and the DSP Board
EE-289, DIGITAL SIGNAL PROCESSING LAB November 2005 Introduction To LabVIEW and the DSP Board 1 Overview The purpose of this lab is to familiarize you with the DSP development system by looking at sampling,
More informationHigh Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic K.Vajida Tabasum, K.Chandra Shekhar Abstract-In this paper we introduce a new high performance dynamic hybrid
More informationPROVIDING AN ENVIRONMENT TO TEACH DSP ALGORITHMS. José Vieira, Ana Tomé, João Rodrigues
PROVIDG AN ENVIRONMENT TO TEACH DSP ALGORITHMS José Vieira, Ana Tomé, João Rodrigues Departamento de Electrónica e Telecomunicações da Universidade de Aveiro Instituto de Engenharia e Electrónica e Telemática
More informationBABAR IFR TDC Board (ITB): requirements and system description
BABAR IFR TDC Board (ITB): requirements and system description Version 1.1 November 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Timing measurement with the IFR Accurate track reconstruction
More informationPivoting Object Tracking System
Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationREFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA
21, rue d'artois, F-75008 Paris http://www.cigre.org B3-110 Session 2004 CIGRÉ REFURBISHMENT OF SECONDARY SYSTEMS IN HIGH VOLTAGE SUBSTATIONS LESSONS LEARNED IN VENEZUELA by E. PADILLA * L. CEDEÑO E. PELAYO
More informationET398 LAB 4. Concurrent Statements, Selection and Process
ET398 LAB 4 Concurrent Statements, Selection and Process Decoders/Multiplexers February 16, 2013 Tiffany Turner OBJECTIVE The objectives of this lab were for us to become more adept at creating VHDL code
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationZero Crossover Dynamic Power Synchronization Technology Overview
Technical Note Zero Crossover Dynamic Power Synchronization Technology Overview Background Engineers have long recognized the power benefits of zero crossover (Figure 1) over phase angle (Figure 2) power
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationDIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
More informationThe CIP Motion Peer Connection for Real-Time Machine to Machine Control
The CIP Motion Connection for Real-Time Machine to Machine Mark Chaffee Senior Principal Engineer Motion Architecture Rockwell Automation Steve Zuponcic Technology Manager Rockwell Automation Presented
More informationPARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING
PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING S.E. Kemeny, T.J. Shaw, R.H. Nixon, E.R. Fossum Jet Propulsion LaboratoryKalifornia Institute of Technology 4800 Oak Grove Dr., Pasadena, CA 91 109
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationUsing Geant4 in the BaBar Simulation. CHEP03 25 March 2003 Dennis Wright (SLAC) on behalf of the BaBar computing group
Using Geant4 in the BaBar Simulation CHEP03 25 March 2003 Dennis Wright (SLAC) on behalf of the BaBar computing group 1 Outline BaBar overview physics building a Geant4-based simulation MC/data comparison
More informationLogisim: A graphical system for logic circuit design and simulation
Logisim: A graphical system for logic circuit design and simulation October 21, 2001 Abstract Logisim facilitates the practice of designing logic circuits in introductory courses addressing computer architecture.
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationTrigger Cost & Schedule
Trigger Cost & Schedule Wesley Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review May 9, 2001 1 Baseline L4 Trigger Costs From April '00 Review -- 5.69 M 3.96 M 1.73 M 2 Calorimeter Trig. Costs
More informationAchieving Typical Delays in. Augustus K. Uht. This work has been submitted for publication. Abstract
University of Rhode Island Dept. of Electrical and Computer Engineering Kelley Hall 4 East Alumni Ave. Kingston, RI 02881-0805, USA Technical Report No. 032000-0100 Achieving Typical Delays in Synchronous
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationDigital Audio Broadcast Store and Forward System Technical Description
Digital Audio Broadcast Store and Forward System Technical Description International Communications Products Inc. Including the DCM-970 Multiplexer, DCR-972 DigiCeiver, And the DCR-974 DigiCeiver Original
More informationSequential Logic. Introduction to Computer Yung-Yu Chuang
Sequential Logic Introduction to Computer Yung-Yu Chuang with slides by Sedgewick & Wayne (introcs.cs.princeton.edu), Nisan & Schocken (www.nand2tetris.org) and Harris & Harris (DDCA) Review of Combinational
More informationarxiv: v1 [physics.ins-det] 1 Nov 2015
DPF2015-288 November 3, 2015 The CMS Beam Halo Monitor Detector System arxiv:1511.00264v1 [physics.ins-det] 1 Nov 2015 Kelly Stifter On behalf of the CMS collaboration University of Minnesota, Minneapolis,
More informationAn Efficient Implementation of Interactive Video-on-Demand
An Efficient Implementation of Interactive Video-on-Demand Steven Carter and Darrell Long University of California, Santa Cruz Jehan-François Pâris University of Houston Why Video-on-Demand? Increased
More information11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationAn MFA Binary Counter for Low Power Application
Volume 118 No. 20 2018, 4947-4954 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu An MFA Binary Counter for Low Power Application Sneha P Department of ECE PSNA CET, Dindigul, India
More informationMetastability Analysis of Synchronizer
Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.
More informationDesign of BIST Enabled UART with MISR
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 85-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) ABSTRACT Design of BIST Enabled UART with
More informationHIGH SPEED ASYNCHRONOUS DATA MULTIPLEXER/ DEMULTIPLEXER FOR HIGH DENSITY DIGITAL RECORDERS
HIGH SPEED ASYNCHRONOUS DATA MULTIPLEXER/ DEMULTIPLEXER FOR HIGH DENSITY DIGITAL RECORDERS Mr. Albert Berdugo Mr. Martin Small Aydin Vector Division Calculex, Inc. 47 Friends Lane P.O. Box 339 Newtown,
More informationSYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *
SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical
More informationImplementation and Analysis of Area Efficient Architectures for CSLA by using CLA
Volume-6, Issue-3, May-June 2016 International Journal of Engineering and Management Research Page Number: 753-757 Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA Anshu
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationAccelerator Controls Part2: CERN central timing system
Accelerator Controls Part2: CERN central timing system CAS 2009@Divonne Hermann Schmickler Outline Part 2 Requested Functionality of the CERN timing system Implementation: Hardware Details Software Details:
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 4, July 2013
Switch less Bidirectional RF Amplifier for 2.4 GHz Wireless Sensor Networks Hilmi Kayhan Yılmaz and Korkut Yeğin Department of Electrical and Electronics Eng. Yeditepe University, Istanbul, 34755 Turkey
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationA Real-Time MPEG Software Decoder
DISCLAIMER This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees,
More information