System IC Design: Timing Issues and DFT. Hung-Chih Chiang
|
|
- Shanon Nash
- 6 years ago
- Views:
Transcription
1 Wireless Information Transmission System Lab. System IC esign: Timing Issues and FT Hung-Chih Chiang Institute of Communications Engineering National Sun Yat-sen University
2 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 2
3 SoC Clock Issues ata Cache Instr. Cache Clock/OSC Microprocessor Memory High Speed I/O Ctrl High Speed Bus Memory Ctrl HS IP Bus Bridge Peripheral Bus Timer Intr Ctrl GPIO UART LS I/O Clock/OSC 3
4 SoC Clock omains CLK2 OSC Clock Generator CLK1 CLK3 CLK4 CLK6 CLK5 4
5 Timing Terminologies Cell timing specification Setup time, hold time, release time, width, period and skew Max. clock frequency, timing closure Cell delay and wire delay Environments and process variations Simulation best case, typical case, worst case and pseudo worst case Cell delay and wire delay affecting factors Loading and driving capacity 5
6 Basic Cell Timings and elays SN N RN Interconnection elay IA IB O Cell elay Cell elay Setup Hold Recovery Width Width Skew RN 1 Period 2 6
7 Simulation Cases Best Case highest operation voltage, lowest temperature, fast process, eg. 0 C, fast process Typical Case standard operation voltage, room temperature, typical process, eg. 25 C, typical process Pseudo Worst Case lowest operation voltage, highest temperature, typical process, eg. 125 C, typical process Worst Case lowest operation voltage, highest temperature, slow process, eg. 125 C, slow process 7
8 Linear elay Model Loading and Cell elay t typical = t intrinsic + (K load * C load ) (atabook) Non-Linear elay Model (Table Lookup) t typical = F(t rf, C load ) (EA Timing Model) 8
9 Cell atasheet: NAN2 (1) Cell escription The NAN2 cell provides the logical NAN of two inputs (A, B). The output (Y) is represented by the logical equation: Y = A B Logic Symbol A B Y Function Table A B Y Cell Size rive Strength NAN2XL Height (µm) 8.0 Width (µm) x 1 x NAN2X1 NAN2X2 NAN2X
10 Cell atasheet: NAN2 (2) AC Power Pin Capacitance Pin Power (µw/mhz) XL X1 X2 X4 Pin Capacitance (pf) XL X1 X2 X4 A A B B , 2.5V, Typical Process escription Intrinsic elay XL X1 X2 X4 K load (ns/pf) XL X1 X2 X4 A Y A Y B Y B Y
11 Cell atasheet: FF (1) Logic Symbol Cell escription The FF cell is a positive-edge triggered static -type flip-flop. N Function Table Cell Size [n+1] N[n+1] rive Strength Height (µm) Width (µm) FFXL FFX x [n] N[n] FFX FFX
12 AC Power Power (mw/mhz) Pin XL X Cell atasheet: FF (2) Pin Capacitance Pin Capacitance (pf) X2 X4 XL X1 X X , 2.5V, Typical Process escription Intrinsic elay XL X1 X2 X4 K load (ns/pf) XL X1 X2 X
13 Cell atasheet: FF (3) Timing 25, 2.5V, Typical Process Pin Requirement Interval (ns) XL X1 X2 X4 setup setup hold hold Minpwh Minpwl
14 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 14
15 Synchronous vs. Asynchronous esign Synchronous esign Flip-flop based (clock based) Easy timing handling FT compliant Asynchronous Latch based Timing ambiguity causes problems Not FT compliant 15
16 Flip-Flop (Clock) Based esign combinational logic Poor HL coding of combinational logics can produce unintentional latches Avoid using flip-flops with enable input Use positive edge triggered flip-flops for module RTL coding if flip-flops in cell library is triggered at positive clock edge 16
17 Flip-Flop Clock Edge If negative edge triggered flip-flops are required in a design while Cell Library contains positive edge triggered flip-flops, invert the clock phase first and then write RTL codes using positive edge triggered flip-flops to avoid inverters being inserted at clock inputs of each modules during logic synthesis. 17
18 Clock-Based Timing (single clock source) d 1 d 2 Combinational logic t hold < d 1 + d 2 < T t setup Assuming all clocks arrive at the same time Must identify multi-cycle paths and asynchronous signals during logic synthesis! 18
19 Problem of Latch: possible /E race E E E Need to ensure that there will be enough hold time for stable after the falling edge of E 19
20 Problem of Latch: timing ambiguity in E E output setup output setup 20
21 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 21
22 Interfaces and Timing Closure A proper design of block interfaces makes timing closure a local problem. A major timing issue in deep submicron technology is the wire delay due to wire load capacitance and RC delay can be much larger than intrinsic cell delays. Timing driven APR helps deal with this problem by taking into account the wire load model. Physical synthesis takes a further stride in achieving timing closure by combining synthesis and timing driven placement. 22
23 Macro Interfaces Macro A Macro B Both inputs and outputs should be registered. This gives a full clock cycle to propagate the outputs of one macro to inputs of another. 23
24 Sub-block Interfaces Macro Sub-block A Sub-block B Macro A Any block that is synthesized as a unit should have its own outputs registered. Any block that is floor-planned as a unit should have its own inputs and outputs registered. 24
25 Example: interface specification 3ns 3ns T on t care Valid on t care 25
26 Example: registered vs. unregistered inputs d 1 + t setup < 3ns? Comb. 1 d 2 + t setup < 3ns Comb. 2 26
27 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 27
28 Clocking Issues Clock skew and clock tree ivided clocks Asynchronous clock interface Clock gating Synchronize Hard IP Other considerations 28
29 Clock Skew in Combinational FF0/ FF0 FF1/ FF1 FF0/ Skew FF1/ 29
30 Clock Skew May Cause Errors in FF0/ FF1/ in FF0/ in FF0/ 0 FF1/ 0 FF1/
31 Clock Tree Big buffer Small buffer Insert clock tree during APR Clock tree can significantly increase power consumption 31
32 Clock Tree Example Match + Skew 32
33 Clock Tree Example Start point 33
34 ivided Clocks 1 (f/2 Hz) 1 +skew 1 Module A Clock Generator 0 (f Hz) 0 +skew 0 Module B t0 t1 t2 Ck2 (f/4 Hz) 2 +skew 2 Module C
35 An Alternative esign Approach for a ivided Clock omain En1 +skew Module A Clock Generator Ck Module B En2 Module C En1 En2 35
36 Asynchronous Clock Interface d b X Y a a 1a Ck2 Combinational Z b b 1b d a Ck1 Block 1 angerous design!!! Random logic errors may occur due to the delay time difference between d a and d b. 36
37 Asynchronous Errors 2 X Y (a) Z (b) 1a/CLK1b ab: E.g. 01 X=0 X=1 10 X= X=
38 Clock Synchronization in Synchronization in Ck2 Ck1 Block A Not all asynchronous inputs need to be synchronized! A single flip-flop may not be good enough for clock synchronization. 38
39 ASIC Flip-Flop N T 1 N T 3 N T 2 T 4 N = L : T1 & T4 on; T2 & T3 off = H : T1 & T4 off; T2 & T3 on 39
40 Metastability X Asynchronous to 1 1 Y Synchronous to 1 1 X Y 40
41 Standard Asynchronous Interface in Ck2 Ck1 Block A Two staged flip-flop to reduce the probability of metastability 41
42 ual Flip-Flop Synchronization X Y Z Ck2 Ck1 Block A 1 X Y Z 42
43 Peak Power Reduction A Sync. I/F Clock Generator Ck B Sync. I/F Sync. I/F C Cka A Clock Generator Ckb Ckc B C Async. I/F Async. I/F Async. I/F a b c 43
44 Clock Gating Module A Clock Enable Module B Module C Not recommended! Increase difficulties for synthesis and APR tools. 44
45 Clock Gating For Low Power esign Clock Enable Module A Clock Generator Module B Module C 45
46 Clock elays For Hard Blocks 1 +skew 1 Clock Generator 2 +skew 2 Take into account insertion delays of hard macros 46
47 Clock Planning Guidelines The system clock generation and control logic should be separate from all function blocks of the system ocument clock domain information - frequencies, PLL - interface timing (input and output) - skew requirement among clocks Use the standard synchronization interface for asynchronous inputs Compensate insertion delays of hard macros Bypass clock gating and PLL in test mode 47
48 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 48
49 Chip Reset Issues Synchronous or Asynchronous? External or Internal Power On Reset? Voltage etector for Power own Reset? Hard Reset and Soft Reset? Each Module Individually Resetable for ebugging Purposes? 49
50 Synchronous Reset Reset N N N Easy to synthesize since reset is treated as a logic signal Reset slightly affect data timing Need at least one active clock edge for reset to take place. This could become a problem upon power on 50
51 Verilog/VHL for Synchronous Reset // Sync. Reset (Verilog) Clk) if (~Rst_n) begin A <= ; B <= ; end else begin ; ; End // Sync. Reset (VHL) library IEEE; use IEEE.std_logic_1164.all;... process(clk) begin if rising_edge(clk) then if (Rst_n='0') then A <=..; B <=..; else..;..; end if; end if; end process; 51
52 Asynchronous Reset N N N RN SN RN No clock required during reset period Reset does not affect data timing Like clock, a reset tree is usually required during APR 52
53 Verilog/VHL for Asynchronous Reset // Async. Reset (Verilog) Clk or negedge Rst_n) if (~Rst_n) begin A <= ; B <= ; end else begin ; ; End // Async. Reset (VHL) library IEEE; use IEEE.std_logic_1164.all; process(clk, Rst_n,.) begin if (Rst_n='0') then A <=..; B <=..; elseif rising_edge(clk) then..;..; end if; end process; 53
54 Synchronous or Asynchronous Reset? If properly designed, both synchronous and asynchronous reset schemes can work on most application systems. Synchronous reset requires additional latency, while asynchronous reset is more sensitive to system noise. Reset must be synchronously de-asserted so that all state machine flip-flops starts at the same active clock edge. All flip-flops/latches should be reset to a predefined state ( 0" or 1") to avoid ambiguity voltage output of sequential elements. 54
55 Glitches Removing A1 active low C1 A1 B1 B1 C1 A2 active high C2 A2 B2 B2 C2 Process, temperature and voltage dependent! 55
56 Synchronous Reset Architecture buffer tree Rst_n Reset_n Timing adjusted by synthesis tools 56
57 Asynchronous Reset Architecture buffer tree 1 Rst_n Reset_n Reset timing budget: almost 1 full clock 57
58 Reset Buffer Tree with Registers Synchronous reset buffer tree Rst_n Reset_n 1 full clock Timing adjusted by synthesis tools 58
59 Reset Buffer Tree with Registers Asynchronous reset buffer tree 1 Rst_n 1 Reset_n 1 1 full clock 1 full clock 59
60 Synchronous Reset for Multiple Clock omain Rst1_n buffer tree Reset_n Clk1 buffer tree Rst2_n Clk2 60
61 Asynchronous Reset for Multiple Clock omain 1 Rst1_n buffer tree Clk1 Reset_n 1 Rst2_n buffer tree Clk2 61
62 Sequential Reset Releasing (Synchronous) buffer tree Reset_n Rst1_n Clk1 buffer tree Rst2_n Clk2 62
63 Sequential Reset Releasing (Asynchronous) 1 Clk1 Rst1_n buffer tree Reset_n Rst2_n buffer tree Clk2 63
64 SoC Timing Issues Outline Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clock issues Reset esign for Testability (FT) SoC test plan Scan, ATPG, FT design rules Embedded memory test, embedded core test 64
65 esign For Testability IC testing vs. verification manufacturing defect vs. functional defect Importance of IC testing cost of RMA Test phases: wafer test (chip probing), final test (packaged IC testing) Test principle: different kinds of blocks require different test strategies use a test controller at top level as a sequencer 65
66 An Example of SoC Test Plan T_ T_M T_I T_O Test Mode: Processor Test RAM BIST ROM Check Sum SCAN/ATPG Functional Test Analog Macros... Test Mode Test I/O Control Embedded Core Test Memory BIST Scan Analog Macros Parallel Test Reduce test cost Need to watch out for maximal testing power consumption Sequential Test Fewer test pins 66
67 SCAN Chain Mux- Scan Cell Reset_n Scan_en N RN N SN combinational logic 67
68 ATPG Advantage of ATPG Scan Test with respect to Functional Test: a much shorter pattern with a higher fault coverage Test Steps 1. Reset whole chip, release reset 2. Enable scan mode, read out initial register values 3. Shift in a test vector 4. isable scan mode, run one clock 5. Enable scan mode, shift out flip-flop contents and check results 6. Repeat 3~5 until finishing all test vectors 68
69 IEEE Boundary Scan Chain ICs on a PCB for board level test. Enable connectivity test without sending test vectors to cores of all ICs. Boundary Scan Cell Test_Normal O I SI SO Shift_Load 69
70 Boundary Scan Architecture TMS T TI JTAG test circuit TO Core Core Boundary Scan Cell 70
71 FT Guidelines - 1 Avoid internally gated clocks or derived clocks Clock Gated clock Combinational erived clock 71
72 FT Guidelines - 2 Provide test control for uncontrollable signals Clock PLL Clock Test_en Gate_en or Test_en 72
73 FT Guidelines - 3 Avoid feeding data path with clocks Clock RN N 73
74 FT Guidelines - 4 Avoid using flip-flops with an enable input (synthesis) A E A E B B Enable is not controllable! 74
75 FT Guidelines - 5 Avoid internally generated asynchronous reset signals N RN N N N RN RN RN 75
76 FT Guidelines - 6 Avoid using latches during logic synthesis scan_enable E scan path normal path A latch can not be inserted into a scan chain due to the uncontrollable enable input 76
77 FT Guidelines - 4 Avoid combinational feedback Combinational circuit Race/unstable! ATPG is not applicable! 77
78 Embedded Memory Test Schemes irect Access Simple circuits; flexible test patterns; possible to test memory at higher than normal operation frequency. Extra test pins needed Embedded Process Program Minimal hardware cost Slow test speed; test patterns fixed within processor codes Built-in Self-Test High efficient Highest hardware cost among the three test schemes 78
79 irect Access Memory Test Test_In Test_Out Test_Ctrl Momory Memory Embedded Memory 79
80 Typical Memory BIST Architecture A/i/CE A/i/CE o Clk Memory Module Clk Pattern Generator Test_ctrl one Compressor Result ROM: Read only -> Linear Feedback Shift Register, Check SUM RAM: Read/Write Patterns 80
81 Shared RAM BIST Circuits A 1 /i 1 /CE 1 /Clk 1 A 1 /i 1 /Clk 1 A 2 /i 2 /CE 2 /Clk 2 CE 1 Memory Module 1 o 1 Pattern Generator CE 2 A 2 /i 2 /Clk 2 o 2 Memory Module 2 Test_ctrl Compressor one Result 81
82 RAM Bist Algorithm: March14C+ 1) Lowest -> Highest address, write (0x55.) 2) Lowest -> Highest address, read 0x55, write 0xAA, read 0xAA 3) Lowest -> Highest address, read 0xAA, write 0x55, read 0x55 4) Highest -> Lowest address, read 0x55, write 0xAA, read 0xAA 5) Highest -> Lowest address, read 0xAA, write 0x55, read 0x55 6) Highest -> Lowest address, read 0x55 5 writes + 9 reads Write/read 0 and 1 at every bit High speed read -> write -> read High speed address increasing and decreasing 82
83 Scan Chain and Memory Block Interface ATPG_test Combinational logic Memory Module Combinational logic Combinational logic 83
84 SoC Core Test Issues Shared test pin design and number of test pins Cores with different configurations such as scan cell type, scan chain length and test frequency Total test power consumption for parallel test. Total test cost (time) 84
85 IEEE1500 Embedded Core Test TAM-source Test Access Mechanism (TAM) TAM-sink Functional Input TAM-in P1500 Core Test Wrapper TAM-out Functional Functional Output Input TAM-in TAM-out P1500 Core Test Wrapper Functional Output WSI Core 1 WSO WSI Core k WSO WIR Test Controller 85
86 Summaries Recommend flip-flop based design. Use Latches only under a well-controlled situation. A proper design of block interfaces makes timing closure a local problem. Clock domains require special cares. A global reset signal is recommended. A proper SoC test plan is important to reduce RMA costs. FT rules must be followed to ensure the testability of designs. 86
System IC Design: Timing Issues and DFT. Hung-Chih Chiang
System IC esign: Timing Issues and FT Hung-Chih Chiang Outline SoC Timing Issues Timing terminologies Synchronous vs. asynchronous design Interfaces and timing closure Clocking issues Reset esign for Testability
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationDesign for Testability
TDTS 01 Lecture 9 Design for Testability Zebo Peng Embedded Systems Laboratory IDA, Linköping University Lecture 9 The test problems Fault modeling Design for testability techniques Zebo Peng, IDA, LiTH
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationTKK S ASIC-PIIRIEN SUUNNITTELU
Design TKK S-88.134 ASIC-PIIRIEN SUUNNITTELU Design Flow 3.2.2005 RTL Design 10.2.2005 Implementation 7.4.2005 Contents 1. Terminology 2. RTL to Parts flow 3. Logic synthesis 4. Static Timing Analysis
More informationChapter 2 Clocks and Resets
Chapter 2 Clocks and Resets 2.1 Introduction The cost of designing ASICs is increasing every year. In addition to the non-recurring engineering (NRE) and mask costs, development costs are increasing due
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationAt-speed Testing of SOC ICs
At-speed Testing of SOC ICs Vlado Vorisek, Thomas Koch, Hermann Fischer Multimedia Design Center, Semiconductor Products Sector Motorola Munich, Germany Abstract This paper discusses the aspects and associated
More informationLecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads Scan design system Summary
More informationUsing on-chip Test Pattern Compression for Full Scan SoC Designs
Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design
More informationClocking Spring /18/05
ing L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle L06 s 2 igital Systems Timing Conventions All digital systems need a convention
More informationTesting Digital Systems II
Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationK.T. Tim Cheng 07_dft, v Testability
K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation
More informationChapter 8 Design for Testability
電機系 Chapter 8 Design for Testability 測試導向設計技術 2 Outline Introduction Ad-Hoc Approaches Full Scan Partial Scan 3 Design For Testability Definition Design For Testability (DFT) refers to those design techniques
More informationBased on slides/material by. Topic Testing. Logic Verification. Testing
Based on slides/material by Topic 4 K. Masselos http://cas.ee.ic.ac.uk/~kostas J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html igital Integrated Circuits: A esign Perspective, Prentice
More informationECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs
ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationJin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University
Chapter 3 Basics of VLSI Testing (2) Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Testing Process Fault
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationSequential Circuit Design: Principle
Sequential Circuit Design: Principle modified by L.Aamodt 1 Outline 1. 2. 3. 4. 5. 6. 7. 8. Overview on sequential circuits Synchronous circuits Danger of synthesizing asynchronous circuit Inference of
More informationhttps://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/
https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/ Synchronizers for Asynchronous Signals Asynchronous signals causes the big issue with clock domains, namely metastability.
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More informationSequential Circuit Design: Part 1
Sequential ircuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking locked inverters Krish hakrabarty 1 Sequential Logic FFs
More informationDEDICATED TO EMBEDDED SOLUTIONS
DEDICATED TO EMBEDDED SOLUTIONS DESIGN SAFE FPGA INTERNAL CLOCK DOMAIN CROSSINGS ESPEN TALLAKSEN DATA RESPONS SCOPE Clock domain crossings (CDC) is probably the worst source for serious FPGA-bugs that
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing q Two-Phase Clocking 2 Sequencing q Combinational logic output depends
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationSimulation Mismatches Can Foul Up Test-Pattern Verification
1 of 5 12/17/2009 2:59 PM Technologies Design Hotspots Resources Shows Magazine ebooks & Whitepapers Jobs More... Click to view this week's ad screen [ D e s i g n V i e w / D e s i g n S o lu ti o n ]
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More information! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationSequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationPrototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.
Prototyping an ASIC with FPGAs By Rafey Mahmud, FAE at Synplicity. With increased capacity of FPGAs and readily available off-the-shelf prototyping boards sporting multiple FPGAs, it has become feasible
More informationFigure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.
1. CLOCK MUXING: With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip
More informationKeeping The Clock Pure. Making The Impurities Digestible
Keeping The lock Pure or alternately Making The Impurities igestible Timing is everything. ig ir p. 99 Revised; January 13, 2005 Slide 0 arleton University Vitesse igital ircuits p. 100 Revised; January
More informationSequential Circuits. Sequential Logic. Circuits with Feedback. Simplest Circuits with Feedback. Memory with Cross-coupled Gates.
equential Logic equential Circuits equential Circuits imple circuits with feedback Latches Edge-triggered flip-flops Timing Methodologies Cascading flip-flops for proper operation Clock skew Basic egisters
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationReport on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533
Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More information4 of 40. Multi-ASIC reset synchronization Good Multi-Flip-Flop. Synthesis issues with reset nets. 3 of 40. Synchronous Resets? Asynchronous Resets?
Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use? &OLIIRUG(&XPPLQJV 'RQLOOV 6XQEXUVW'HVLJQ,Q /&'(QJLQHHULQJ OLII#VXQEXUVWGHVLJQRP PLOOV#OGPHQJRP ZZZVXQEXUVWGHVLJQRP
More informationUnit V Design for Testability
Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing
More informationDigital Integrated Circuits Lecture 19: Design for Testability
Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline
More informationCMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.
Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,
More informationCPE/EE 427, CPE 527 VLSI Design I Sequential Circuits. Sequencing
CPE/EE 427, CPE 527 VLSI esign I Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) Combinational
More informationPage 1 of 6 Follow these guidelines to design testable ASICs, boards, and systems. (includes related article on automatic testpattern generation basics) (Tutorial) From: EDN Date: August 19, 1993 Author:
More informationChapter 10 Exercise Solutions
VLSI Test Principles and Architectures Ch. 10 oundary Scan & Core-ased Testing P. 1/10 Chapter 10 Exercise Solutions 10.1 The following is just an example for testing chips and interconnects on a board.
More informationfor Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ
Design-for-Test for Digital IC's and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ 07458 www.phptr.com ISBN D-13-DflMfla7-l : Ml H Contents Preface Acknowledgments Introduction
More informationStatic Timing Analysis for Nanometer Designs
J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationThe University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab
The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationEE-382M VLSI II FLIP-FLOPS
EE-382M VLSI II FLIP-FLOPS Gian Gerosa, Intel Fall 2008 EE 382M Class Notes Page # 1 / 31 OUTLINE Trends LATCH Operation FLOP Timing Diagrams & Characterization Transfer-Gate Master-Slave FLIP-FLOP Merged
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationTiming EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.
EE141-Fall 2011 Digital Integrated Circuits Lecture 2 Clock, I/O Timing 1 4 Administrative Stuff Pipelining Project Phase 4 due on Monday, Nov. 21, 10am Homework 9 Due Thursday, December 1 Visit to Intel
More informationProject 6: Latches and flip-flops
Project 6: Latches and flip-flops Yuan Ze University epartment of Computer Engineering and Science Copyright by Rung-Bin Lin, 1999 All rights reserved ate out: 06/5/2003 ate due: 06/25/2003 Purpose: This
More informationDigital Phase Adjustment Scheme 0 6/3/98, Chaney. A Digital Phase Adjustment Circuit for ATM and ATM- like Data Formats. by Thomas J.
igital Phase Adjustment Scheme 6/3/98, haney A igital Phase Adjustment ircuit for ATM and ATM- like ata Formats by Thomas J. haney epartment of omputer Science University St. Louis, Missouri 633 tom@arl.wustl.edu
More informationWhy FPGAs? FPGA Overview. Why FPGAs?
Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
More information11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationALGORITHMS IN HW EECS150 ALGORITHMS IN HW. COMBINATIONAL vs. SEQUENTIAL. Sequential Circuits ALGORITHMS IN HW
LGOITHM HW EEC150 ection 2 Introduction to equential Logic Fall 2001 pproach #2: Combinational divide & conquer a[0] a[1] a[1022] a[1023] MX MX MX 512 + 256 + K+ 1 = 1023 blocks Each MX block has: 64 s;
More informationUnit 8: Testability. Prof. Roopa Kulkarni, GIT, Belgaum. 29
Unit 8: Testability Objective: At the end of this unit we will be able to understand Design for testability (DFT) DFT methods for digital circuits: Ad-hoc methods Structured methods: Scan Level Sensitive
More informationFPGA Design with VHDL
FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer
More informationOutline. CPE/EE 422/522 Advanced Logic Design L04. Review: 8421 BCD to Excess3 BCD Code Converter. Review: Mealy Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L4 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Hazards, Building
More informationBased on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:
Based on slides/material by Topic 4 Testing Peter Y. K. Cheung Department of Electrical & Electronic Engineering Imperial College London!! K. Masselos http://cas.ee.ic.ac.uk/~kostas!! J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html
More informationDesign for Testability Part II
Design for Testability Part II 1 Partial-Scan Definition A subset of flip-flops is scanned. Objectives: Minimize area overhead and scan sequence length, yet achieve required fault coverage. Exclude selected
More informationLOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
OI: 10.21917/ijme.2018.0088 LOW POWER AN HIGH PERFORMANCE SHIFT REGISTERS USING PULSE LATCH TECHNIUE Vandana Niranjan epartment of Electronics and Communication Engineering, Indira Gandhi elhi Technical
More information超大型積體電路測試 國立清華大學電機系 EE VLSI Testing. Chapter 5 Design For Testability & Scan Test. Outline. Introduction
1 國立清華大學電機系 EE-6250 超大型積體電路測試 VLSI Testing Chapter 5 esign For Testability & Scan Test Outline Introduction Why FT? What is FT? Ad-Hoc Approaches Full Scan Partial Scan ch5-2 2 Why FT? irect Testing is
More informationLecture 21: Sequential Circuits. Review: Timing Definitions
Lecture 21: Sequential Circuits Setup and Hold time MS FF Power PC Pulsed FF HLFF, SFF, SAFF Source: Ch 7 J. Rabaey notes, Weste and Harris Notes Review: Timing efinitions T C : Propagation elay from Ck
More information1. What does the signal for a static-zero hazard look like?
Sample Problems 1. What does the signal for a static-zero hazard look like? The signal will always be logic zero except when the hazard occurs which will cause it to temporarly go to logic one (i.e. glitch
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops
Introduction to igital Logic Missouri S&T University CPE 2210 Flip-Flops Egemen K. Çetinkaya Egemen K. Çetinkaya epartment of Electrical & Computer Engineering Missouri University of Science and Technology
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2009 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationClock - key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationClock - key to synchronous systems. Lecture 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization
Clock - key to synchronous systems Lecture 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationEE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1
EE 447/547 VLSI esign Lecture 9: Sequential Circuits Sequential circuits 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking Sequential
More informationTesting Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)
Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationOutline. EECS150 - Digital Design Lecture 27 - Asynchronous Sequential Circuits. Cross-coupled NOR gates. Asynchronous State Transition Diagram
EECS150 - Digital Design Lecture 27 - Asynchronous Sequential Circuits Nov 26, 2002 John Wawrzynek Outline SR Latches and other storage elements Synchronizers Figures from Digital Design, John F. Wakerly
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Lecture material adapted from R. Katz, G. Borriello, Contemporary Logic esign (second edition), Prentice-Hall/Pearson
More informationLaboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
More informationClock Domain Crossing. Presented by Abramov B. 1
Clock Domain Crossing Presented by Abramov B. 1 Register Transfer Logic Logic R E G I S T E R Transfer Logic R E G I S T E R Presented by Abramov B. 2 RTL (cont) An RTL circuit is a digital circuit composed
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationEE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.
EE141-Fall 2010 Digital Integrated Circuits Lecture 24 Timing 1 1 Announcements Homework #8 due next Tuesday Project Phase 3 plan due this Sat. Hanh-Phuc s extra office hours shifted next week Tues. 3-4pm
More informationSequential circuits. Same input can produce different output. Logic circuit. William Sandqvist
Sequential circuits Same input can produce different output Logic circuit If the same input may produce different output signal, we have a sequential logic circuit. It must then have an internal memory
More informationDesigns with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor tm and FastScan tm
Technical Publication esigns with Multiple Clock omains: Avoiding Clock Skew and Reducing Pattern Count Using FTAdvisor tm and FastScan tm Mentor Graphics Corporation March 2001 www.mentor.com/dft esigns
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More information