UNlVERSITI MALAYSIA PERLIS. Peperiksaan Semester Pertama Sidang Akademik Januari 2013
|
|
- Marjory Perry
- 6 years ago
- Views:
Transcription
1 UNlVERSITI MALAYSIA PERLIS Peperiksaan Semester Pertama Sidang Akademik 2223 Januari 23 EKT22 - Digital Electronics II [Elektronik Digit IT] Masa : 3jam Please make sure that this question paper has ELEVEN () printed pages including this front page before you start the examination. [SUa pastlkan kertas soatan Inl mengandungl SEBELAS () muka sural yang bercetak termasuk muka hadapan sebetum anda memutakan peperlksaan ;n;.] This question paper has TWO (2) parts. There are PART A and PART B. {Kertas soatan Inl mengandungl DUA (2) bahaglan. Terdapat BAHAGIAN A dan BAHAGIAN B.] PART A: Answer ALL questions [BAHAGIANA : JawabSEMUA soatan.] PART B : Answer any TWO (2) questions only. [BAHAGIAN B : Jawab DUA (2) soatan sahaja] Di"tak old Unit Peperi!uatm &: Pengijazalttzn. Bahagian PfirtgU'll3lDI Alcodemik, Jabala" P~ndqftar.
2 -2- PART A [BAHAGlAN A} Question [Soalan I}, a) Briefly explain the concept of 'Clock Gating'. [T.,angkan s.ca,a,ingkas kons.p 'Selak D.nyul'.} [2 marksl markah] b) Discuss the advantage and disadvantage of serial and parallel adders, [B/ncangkan kel.b/han dan kel.mahan penambah sesi,i dan sela,i.} [4 marks! markah] c) The serial adder in Figure I uses TWO (2) 4-bit registers. Register M holds and Register N holds, The carry flip-flop is initially reset to O. Show the data contain in Register M, Register N, the carry flip-flop and sum of the Full Adder for each of the FOUR (4) shifts (Tl, T2, T3, and T4). Assume TO as initial state. [Penambah sesi,i dalam Rajah I menggunakan DUA () daftar 4-bit. Dqftar M mempunyai dala I I I dan Dajla, N memput)lai dala O. Fli~jop p.mbawa di,esel ke pada keadaan awal. Tunjuk kandungan dala dalam Dajlar M, Dajlar N.ji~jlop pembawa dan hasillambah Penambah Penuh selepas seliap atifakan bagi EMPAT (4) kali anjakan (TI, T2, T3 dan T4). Andaikan TO adalah keadaan usal.} Rc5el - ~C Clear 5 ReForM SRG4 SO FA X s- Shift Clock {) I '" / Serial input Reset..- p.e aear SI RegisterN SRG4 Figure {Rajah / SO t-- I y,-- Z C f-- Full Adder Carry D Qo - C R -.--.!i Reset [6 marks! markah]... 3/- DicetaJc okh Unit Peperilciaan & PengijazaMn. Btlhagian Pengunutm AluJdemik, JabatQJI Pendaftar.
3 -3- d) The following Register Transfer Language (RTL) is given as: [Bahasa Pemlndahan Dajlar (RTL) dlherlkan aepertl herlkut:] # Using multiplexer and basic logic gates, design the complete block diagram including the control variables of KI and K2 for these registers implementing the conditional register transfer statement. [Menggunakan pemultiple/cs dan get-get loglk asas, rekahenjuk gambarajah blok yang lengkap termasuk pembolehubahan kawalan KJ dan K, herdasarkan penyataan pemlndahan dqf/ar yang diherikan. [8 marksl markah]...4/- Dicelak oieh Unit Peperllaaall & P... g/jazohtljl, Bohogla. Pe.gurus"" Akademll; Jabalan Pendaftar.
4 -4- Question 2 [Soalan2] State diagram provides a means for describing the behavior of sequential circuits. Refer to the state diagram in Figure 2, Xl and X2 are inputs to the circuit, while Zl and Z2 are the outputs. Assume)nitial state is SO. [Rqjah keadaan menyediakan cara untuk menerangkan perlakuan lilar jujukan. Rujuk kepada rajah keadaan pada Rajah 2. Xl dan Xl merupalcan masukan-masukan kepada /liar. semenlara Zl dan Z2 merupakan keluaran-keluaran lilar. Anggapkan keadaan awaj ialah pada SO.],, Figure 2 [Rqjah 2J a) Distinguish whether it is a Mealy or Moore model with supporting reason. [TenJui<an samada tanya model Mealy alau Moore tkngan sokongan hujah.] [2 marks/ markah) b) Produce the corresponding state table. [Hasi/kan jadual keadaan selaranya. J [6 marks! markah) c) Design the logic circuit using D flip-flops. Produce the Boolean equation for every output. [Rekaben/uk lilar logik tkngan menggunakan flip-flop D.HasilkLzlI persamaall Boolean bagi setiap keluaran.] [6 marksl markah) d) Develop a corresponding Algorithmic State Machine (ASM) chart. [Banguukan carta 'Algorithmic Stale Machine '(ASM) selaranya] [6 marks! markah). 5/- Dicetak oielt Unit Peperi!aaan & Pengijazahan, Sahagian Pengurusan A/cademik, Jabatan Pendqftar.
5 -5- Question 3 [Soalan3J a) State TWO (2) types of memory. Explain the main difference between these two types. [Senarailean DUA {2} jeni. ;;,gatan. Teranglean perbezaan ulama di an/ara kedua-dua jenis ingalan ini.j [2 marksl markah] b) Construct the complete block diagram for 256K x 6 RAM by using a decoder and the RAM chip in Figure 3. [Blna gambarajah bioi< lengleap bagi 2S6K x 6 RAM dengan menggunakan penyahkod dan cip RAM dalam Rajah 3.J 64K x 8 RAM Input data Address 8 6 DATA ADRS V 8 Output dala Chip select CS ReadlWlite R/W Figure 3 [Rajah3j [8 marksl markah] c) A system is to have the following set of register transfers, implemented using buses: [Satu sislem mempunyai kampulan pln.dahan daj/ar seperli berikal yang diimplemen/lean mengunakan bus:j CA: RI.-RO CB : RO.- RI, Rl.- RO CC : RI +- Rl, RO +- R2 Design a detailed logic diagram of hardware that implements a single bit of these register transfers. Consider CA, CB and CC as inputs for selector of multiplexer. [Releabentuk rajah logik lerperinci bagl perleakasan yang mengimplemenlasilean bil tungga/ pemlndahan daflar int. Perllmbangkan CA. CB dan CC sebagai masukan kepada pemilih un/uk pemullip/ej:s J [ markslmarkah]... 6/- DlcefDlc okh Unit Peperi/aaan ci: Peng{fazahan. Bahagian Pengunuan AkademiJc, Jabalan Pendafta,..
6 -6- PARTB [BAHAGIAN B} Question 4 [Soalan4} a) Define Register Transfer Language (RTL). [Definisikan Bahasa Pemindahan Daflar.j [2 markslmarkah] b) In Figure 4, there are THREE (3) n-bit 2-to-l multiplexers, each with its own select signal. Each register has its own load signal. Interpret the corresponding register transfers for the given control signals in Table. Redraw Table in answer sheets. [Bagl Rajah 4. terdopat TIGA (3) n-bit 2-to-l pemultipleks. setiap satu mempurryai isyarat pemllih sendiri. Setlap dqflar mempurryai isyarat masukan tersendiri. Kenaipasti pemindahan daflar yang berkaitan bagi isyarat-isyarat kawalan yang diberikan dalam Jadual. Lukis semulajadual J dafam kertasjawapan.} r+ r S 2-- MUX a, Select S()Sl S2 n r RO Load LClLIU _! S 2-t- MUX ~ I; Rl - ~ ~ S 2-- MUX, ; i R2 Figure 4 {Rajah ~J... 7/- Dicetak 4 Unit Peperibaan d: Pengfjazahan. &hagian Pengunutlrl Akodemilc, Jabtztan Pendqftar.
7 -7- " Table {Jaduallj Select Load SO SI S2 LO Ll L2 I I I I I I I I I I I I I Register Transfer [4 marks/markah] c) Using a synchronous, FOUR (4}-bit counter with a synchronous LOAD, design a Modulo-N counter with requirement stated below: {Menggunakan pembilang aegerak EMPAT (4)-bit dengan masukan aegera!, rekabenjuk satu pembllang Modulo-N dengan syarat berikut:] i) Synchronously preset "S" on RESET [Preaet segerakpatkl "8" apabi/a RESET} ii) LOAD "S" on terminal count "2" [Masukkan "8" apabl/a terminal pembi/ang "2"] [4 MarkslMarkah] d) Design an ALU that performs the following operations: {Rekabentuk ALU yang melaksanakan operasi-operasl berikut:] AvB B+ A+B sla A+B+l B A$B A I\B The result of the above design should be the logic diagram for a single state of the ALU. The design should have only a single carry line between stages and three selection bits. [Hasi/ rekabenjuk odalah sebagai rajah logik bagi salu tahap ALU. lanya mesti mempunyai hanya satu baris pembawa di anjara tahap-tahap dan t/ga bit pemillh.] [ markslmarkah]... 8/- Dicewk oieh Ullil Pep<rlluotm.I PengijO%lJhan, /Jahagitm P,ngtmI8OII Aka</lrnik,.Jabaton Pendqftar.
8 -8- Question 5 {SaolanS},. a) Discuss the '4-bit Binary Ripple Counter' with the aid of a schematic diagram. (Bincangkan mengenai 'Pembilang Riak Binari 4-bit' dengan bantuan rajah skematlk.] [4 markslmarkah] b) Refer to the Algorithmic State Machine (ASM) chart of a control unit in Figure 5, There are three states, two inputs, Xl and X2 and two outputs Zl andz2. (Rujuk kepada rajah Algorithmic Slate Machine (ASM) bagi suatu pengawaj palla Rajah S. Terdapat tiga keadaan, dua masukan, X dan Y dan dua keluaran Zl dan Z2.] Reset so Figure 5 [Rajah 5J i) Derive the corresponding state diagram. [Terbltkan rajah keadaan setaranya.] [5 markslmarkah] ii) Produce the corresponding state table. (Hasilkan Jadual keadaan setara.nya. J [5 markslmarkah) iii) Implement the ASM chart in Figure 5 by using one flip-flop per state. (lmplemenlasikan carla ASM di dalam Rajah S dengan menggunakan satuj/ip-j/op bagi satu keadaan.] [6 markslmarkah]... 9/- DicekJk ofeh Unit Ptperlksaan & Ptngliazahan. Bahag;a. P.ngIIIIMlIt Akadtmik. Jabatan P.ndqftor.
9 -9- Question 6 [Soalan6] a) Construct a basic block diagram for memory. [Bina gambarajah blok asas bagi ingalan.j [2 markslmarkah] b) With reference to the Control Word structure and the Encoding of Control Word table as specified in Appendix, obtain the l6-bit control word to implement each of the following microoperations : [Merujuk kepado struktur 'Control Word' don jadoal pengekod 'Control Word' seperti di da/am Lampiran, dopatkan 'Control Word' J6-bi/ bagi melaksanakan setlap mikrooperasi yang berikuj:] i) R5 +-- sr R5 ii) R7+--R4-2 [2 markslmarkah] c) Use Appendix as reference. The width of registers shown is 8-bits. Each register contains the same value as their register number (e.g. register R5 contains 5 in hexadecimal) before the execution of a control word. Determine the new register content as a result of the execution of each of the Control Words set given below: [Gunakan Lamplran sebagai rujukan. Sai. sellap dqftar yang ditunjukan adolah 8-bit. Setiap dqftar mengandungi nilal yang sama dengan nombor doftar (conlohnya, daj/ar R5 mempunyai nllai 5 dolam heksadesimaj) sebelum perlaksanaan 'Control Word'. Tentukan kandungan daftar baru hasi! perlaksanaan seliap 'Con/roT Word' yang diberikan di bawah:] i) Set A: ii) Set B: iii) SetC: I [6 markslmarkah] d) Design a logic schematic using D flip flop and a multiplexer (MUX) of one typical stage for a bidirectional shift register with mode of selection inputs SO, S I and S2. The register is to be operated according to the functions in Table 2. [Rekabenruk salu lilor logik menggunakan jti~jtop D dan salu pemulipleks (MUX) bagi dqftar anjak dwi-arah dengan masukan pitlhan mod SO, SJ dan S2. Daj/ar perlu beroperasi seperti jungsi dalam Jadual 2.]... /ll D/«tak.Ieh Unit Pepe,iJuaan & Pengyazaharo, Sahagian Penguru.san Akodemi/r, Jabata. Penda/lar.
10 Table 2 {Jadual2j SO 8 O S2 Register Operation {Operasi Daltar] No change [Tiadaperubahan} Shift right [Arifak /canan} Clear register {Padam daftarl Load parallel data [Muat daftar selari} Shift left JAJlak kiri} Set register [Set thftar} No change [nada perubahanl Complement output [Keluaran peleng/cap} [ marksimarkahj li- Diatale ' Unit Pep<rilaotm & Pengijazalran, Bahagiml PetrglUlW»l &d<mik, Jaboiml P<JfdqfIar.
11 Appendix Lampiran I M I AA I BA : FS I~~I DA- D Address ~ AA - A Address BA-BAddress MB-MuxB FS - Function Select MD-MuxD Il: RW - Register Write 6-bit Control Word Structure /Struktur 6 blt 'Control Word'j DA,AA. BA MB FS MD Functlon Code Function Code Functlon Code Function Code Function Code RO R R2 R3 R4 RS R6 R7 Register F+--.A. Constant F+--,A, + F+--,A,+B F+--.A+B+I F+--.A+B F+--.A +B+ I F +--A - F +--.A F +--.A I\B F+--AvB F+--.AeB F +--A loll F+--B F+--srB F+--slB Function Data In No write Write Encoding of Control Word Table [Jadual Pengekod 'Con/rol Word'j Dice/ale oleh U"lt Peperikloan & Pengijazahan. Sahagian Pengurwan AkDdemlk. Jabatart PendaftDr.
UNIVERSITI MALAYSIA PERLIS. DMT 233 Digital Fundamental II [Asas Digit II]
UNIVERSITI MALAYSIA PERLIS Peperiksaan Semester Pertama Sidang Akademik 2013/2014 Oktober 2013 DMT 233 Digital Fundamental II [Asas Digit II] Masa: 3 jam Please make sure that this question paper has FIFTEEN
More informationUNIVERSITI SAINS MALAYSIA. First Semester Examination. 2014/2015 Academic Session. December 2014/January 2015
UNIVERSITI SAINS MALAYSIA First Semester Examination 2014/2015 Academic Session December 2014/January 2015 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I] Duration : 3 hours [Masa : 3 jam] Please check
More informationUNIVERSITI MALAYSIA PERLIS. PLT106 Digital Electronics [Elektronik Digital]
UNIVERSITI MALAYSIA PERLIS Peperiksaan Akhir Semester Kedua Sidang Akademik 2016/2017 Jun 2017 PLT106 Digital Electronics [Elektronik Digital] Masa : 3 jam Please make sure that this question paper has
More informationUNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics 1 [Electronik Digit 1]
UNIVERSITI MALAYSIA PERLIS Peperiksaan Semester Kedua Sidang Akademik 2013/2014 May 2014 EKT 124 Digital Electronics 1 [Electronik Digit 1] Duration : 3 hours Masa : 3 jam Please make sure that this paper
More informationDEE2034: DIGITAL ELECTRONICS
SECTION B : 60 MARS BAHAGIAN B : 60 MARAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. awab
More informationUNIVERSITI MALAYSIA PERLIS. EKT 124 Elektronik Digit 1 [Digital Electronics1]
UNIVERSITI MALAYSIA PERLIS Peperiksaan Semester Kedua Sidang Akademik 2015/2016 Jun 2016 EKT 124 Elektronik Digit 1 [Digital Electronics1] Duration : 3 hours Masa : 3 jam Please make sure that this paper
More informationINSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.
SECTION B: 60 MARKS BAHAGIAN B: 60 MARKAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. Jawab
More informationINSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.
SECTION B : 60 MARKS BAHAGIAN B : 60 MARKAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. Jawab
More informationEEU 202 ELEKTRONIK UNTUK JURUTERA
UNIVERSITI SAINS MALAYSIA Peperiksaan Semester Pertama Sidang Akademik 2007/2008 Oktober/November 2007 EEU 202 ELEKTRONIK UNTUK JURUTERA Masa : 3 Jam Sila pastikan kertas peperiksaan ini mengandungi LIMABELAS
More informationUNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics1 [Elektronik Digit 1]
SULIT UNIVERSITI MALAYSIA PERLIS Peperiksaan Akhir Semester Kedua Sidang Akademik 2016/2017 Jun 2017 EKT 124 Digital Electronics1 [Elektronik Digit 1] Masa : 3 jam Please make sure that this paper has
More informationUNIVERSITI SAINS MALAYSIA EEE 230 ELEKTRONIK DIGIT II
UNIVERSITI SAINS MALAYSIA Peperiksaan Semester Kedua Sidang Akademik 2009/2010 April 2010 EEE 230 ELEKTRONIK DIGIT II Masa : 3 Jam Sila pastikan bahawa kertas peperiksaan ini mengandungi TUJUHBELAS muka
More informationUNIVERSITI MALAYSIA PERLIS. EET107 Digital Electronics I [Elektronik Digit I]
UNIVERSITI MALAYSIA PERLIS Peperiksaan Semester Kedua Sidang Akademik 2011/2012 Jun 2012 EET107 Digital Electronics I [Elektronik Digit I] Masa : 3 jam Please make sure that this question paper has FIFTEEN
More informationUNIVERSITI SAINS MALAYSIA. Second Semester Examination 2012/2013 Academic Session. June 2013 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I]
UNIVERSITI SAINS MALAYSIA Second Semester Examination 2012/2013 Academic Session June 2013 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I] Duration : 3 hours [Masa : 3 jam] Please check that this examination
More informationEEE ELEKTRONIK DIGIT I
UNIVERSITI SAINS MALAYSIA Peperiksaan Semester Pertama Sidang Akademik 23/24 September/Oktober 23 EEE 3 - ELEKTRONIK DIGIT I Masa: 3jam ARAHAN KEPADA CALON: Sila pastikan bahawa kertas peperiksaan ini
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationIEG 102 INTRODUCTION TO ENVIRONMENTAL TECHNOLOGY [PENGANTAR TEKNOLOGI PERSEKITARAN]
UNIVERSITI SAINS MALAYSIA Second Semester Examination 2010/2011 Academic Session April/May 2011 IEG 102 INTRODUCTION TO ENVIRONMENTAL TECHNOLOGY [PENGANTAR TEKNOLOGI PERSEKITARAN] Duration: 3 hours Masa:
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationINTRODUCTION OF INDEXED PUBLICATION SEMAKAN PENERBITAN RADIS KATEGORI INDEXED PUBLICATION
INTRODUCTION OF INDEXED PUBLICATION 1. INDEXED PUBLICATION TERBAHAGI KEPADA 3 JENIS PENERBITAN: i. ARTICLE IN SCOPUS ii. ARTICLE IN WEB OF SCIENCE (WOS) iii. ESSENTIAL RESEARCH AUSTRALIA (ERA) 2. TERDAPAT
More information(a) Tidak melebihi 500 patah perkataan (b) Ditulis dalam Bahasa Malaysia dan Bahasa Inggeris
Lampiran A Attachment A FORMAT PENYEDIAAN TESIS/DISERTASI/LAPORAN PENYELIDIKAN FORMAT OF PREPARING THESIS/DISSERTATION/RESEARCH REPORT 1. TAJUK (a) Tajuk hendaklah tajuk penyelidikan seperti diluluskan
More informationOPERASI PERKHIDMATAN SOKONGAN. PERPUSTAKAAN SULTAN ABDUL SAMAD Kod Dokumen: OPR/PSAS/GP01/ILB GARIS PANDUAN IDENTIFIKASI DAN MELABEL BAHAN
Halaman: 1/12 1.0 TUJUAN Memberi panduan dalam menjalankan proses identifikasi dan melabel semua bahan yang diterima di Perpustakaan. Proses ini menunjukkan yang bahan berkenaan adalah milik Perpustakaan.
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More informationSubject : EE6301 DIGITAL LOGIC CIRCUITS
QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationHBT 502 PRINSIP DAN KAEDAH TERJEMAHAN LANJUTAN
UNIVERSITI SAINS MALAYSIA Peperiksaan Semester Pertama Sidang Akademik 2006/2007 Oktober/November 2006 HBT 502 PRINSIP DAN KAEDAH TERJEMAHAN LANJUTAN Masa: 2 jam Sila pastikan bahawa kertas peperiksaan
More informationUNIVERSITI SAINS MALAYSIA. Peperiksaan Semester Pertama Sidang Akademik 2002/2003
UNIVERSITI SAINS MALAYSIA Peperiksaan Semester Pertama Sidang Akademik 2002/2003 HBT 100 - Pengenalan Teori dan Praktik Terjemahan Masa : 3 jam ARAHAN : 1. Sila pastikan bahawa kertas peperiksaan ini mengandungi
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationSt. MARTIN S ENGINEERING COLLEGE
St. MARTIN S ENGINEERING COLLEGE Dhulapally, Kompally, Secunderabad-500014. Branch Year&Sem Subject Name : Electronics and Communication Engineering : II B. Tech I Semester : SWITCHING THEORY AND LOGIC
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationPURBANCHAL UNIVERSITY
[c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION-2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and
More informationAIM: To study and verify the truth table of logic gates
EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationELEN Electronique numérique
ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 6 Registers and Counters ELEN0040 6-277 Design of a modulo-8 binary counter using JK Flip-flops 3 bits are required
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationWhy do we need to debounce the clock input on counter or state machine design? What happens if we don t?
EEL 37 Digital Logic and Computer Systems Test 2 Fall Semester 25. Switch debouncing. (2 pts.) Why do we need to debounce the clock input on counter or state machine design? What happens if we don t? (
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More informationDigital Systems Laboratory 3 Counters & Registers Time 4 hours
Digital Systems Laboratory 3 Counters & Registers Time 4 hours Aim: To investigate the counters and registers constructed from flip-flops. Introduction: In the previous module, you have learnt D, S-R,
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationRegisters, Register Transfers and Counters Dr. Fethullah Karabiber
36 OMPUTER HARWARE Registers, Register Transfers and ounters r. Fethullah Karabiber Overview 2 Registers, Microoperations and Implementations Registers and load enable Register transfer operations Microoperations
More information1.b. Realize a 5-input NOR function using 2-input NOR gates only.
. [3 points] Short Questions.a. Prove or disprove that the operators (,XOR) form a complete set. Remember that the operator ( ) is implication such that: A B A B.b. Realize a 5-input NOR function using
More informationRegisters & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign - S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flip-flops Each flip-flop
More informationUNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
More informationCSC Computer Architecture and Organization
S 37 - omputer Architecture and Organization Lecture 6: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store n
More informationCS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal
More informationMODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationQuiz #4 Thursday, April 25, 2002, 5:30-6:45 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Hu Saluja Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationTIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic
COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra
More informationDepartment of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
More informationR13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationCS 261 Fall Mike Lam, Professor. Sequential Circuits
CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationCourse Administration
EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN Lecture 5: Sequential Logic - 2 Analysis of Clocked Sequential Systems 4/2/2 Avinash Kodi, kodi@ohio.edu Course Administration 2 Hw 2 due on today
More informationSequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \
Sequential Logic Analysis and Synthesis Joseph Cavahagh Santa Clara University r & Francis TaylonSi Francis Group, Boca.Raton London New York \ CRC is an imprint of the Taylor & Francis Group, an informa
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationFind the equivalent decimal value for the given value Other number system to decimal ( Sample)
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent
More informationCS T34-DIGITAL SYSTEM DESIGN Y2/S3
UNIT III Sequential Logic: Latches versus Flip Flops SR, D, JK, Master Slave Flip Flops Excitation table Conversion of Flip flops Counters: Asynchronous, synchronous, decade, presettable Shift Registers:
More informationSequencing and Control
Sequencing and Control Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2016 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Source:
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationBCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationThe reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
More information1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.
6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING
Course Name INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK : SWITCHING THEORY AND LOGIC DESISN Course Code : A40407
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
More informationSri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering
Sri Vidya College of Engineering And Technology Virudhunagar 626 005 Department of Electrical and Electronics Engineering Year/ Semester/ Class : II/ III/ EEE Academic Year: 2017-2018 Subject Code/ Name:
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationUNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.
UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL
More informationDepartment of Computer Science and Engineering Question Bank- Even Semester:
Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationRegisters and Counters
Registers and Counters ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Registers Shift Registers
More informationRegister Transfer Level in Verilog: Part II
Source: M. Morris Mano and Michael D. Ciletti, Digital Design, 4rd Edition, 2007, Prentice Hall. Register Transfer Level in Verilog: Part II Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More information