CSEE 6861 CAD of Digital Systems Handout: Lecture #5
|
|
- Oscar Dorsey
- 5 years ago
- Views:
Transcription
1 SEE 6861 of igital Sstems Handout: Lecture #5 2/18/16 Prof. Steven M. Nowick epartment of omputer Science (and Elect. Eng.) olumbia Universit New York, NY, US ESPRESSO: dvanced Steps (i) Essentials #2 (ii) MKE-SPRSE 1
2 ESPRESSO: Essentials #2 Step generating all essentials when not given all s Eample: given an cover F of a oolean function f ( cover = cover using onl implicants, i.e. full-epanded cubes) Q1. oes the cover include all essentials? w! #4 2
3 Eample: given an cover F of a oolean function f Q1. oes the cover include all essentials? w! 1. YES! Ever cover F of a function f includes all its essentials #5 Eample: given an cover F of a oolean function f w! #6 3
4 Eample: given an cover F of a oolean function f w! Note: cover F does not necessaril include all s! missing! #7 Eample: given an cover F of a oolean function f w! essentials #8 4
5 Eample: given an cover F of a oolean function f w! not essentials #9 Eample: given an cover F of a oolean function f w! how to identif all essentials when cover F does not include all s? not essentials # 5
6 Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes # Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes Each ON-set minterm is: (i) covered b 2 or more cubes #12 6
7 Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes Each ON-set minterm is: (i) covered b 2 or more cubes (ii) covered b onl 1 cube #13 Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes Each ON-set minterm is: (i) covered b 2 or more cubes (ii) covered b onl 1 cube 2 sub-cases: #14 7
8 Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes Each ON-set minterm is: (i) covered b 2 or more cubes (ii) covered b onl 1 cube 2 sub-cases: (a) ON-set minterm isolated : no neighboring cubes (onl OFF-set) #15 Eample: given an cover F of a oolean function f w! SE NLYSIS: 3 tpes of minterms in cubes Each ON-set minterm is: (i) covered b 2 or more cubes (ii) covered b onl 1 cube 2 sub-cases: (b) ON-set minterm not isolated : has neighboring adjacent cube(s) #16 8
9 Eample: given an cover F of a oolean function f w! Test for ase #2(b): not in isolated regions = has neighboring cubes Grow consensus cubes: between each adjacent cube pair #17 Eample: given an cover F of a oolean function f w! Test for ase ii(b): not in isolated regions = Has ube Neighbors Grow consensus cubes: between each adjacent cube pair [ adjacent = distance-1] X = ONSENSUS (cube, cube ) #18 9
10 Eample: given an cover F of a oolean function f w! Test for ase #2(b): not in isolated regions = Has ube Neighbors X = ONSENSUS (cube, cube ) Intuition: eperiment to grow missing implicants - onsensus cube = seed which spans gap between adjacent cube pair (non-intersecting) - Idea: used to LOLLY generate the core of missing s in cover (consensus often is non-) #19 Eample: given an cover F of a oolean function f w! 2. If a cube w in cover F is not entirel covered b the union of: (i) the set of other cubes in cover, and (ii) the set of consensus cubes (i.e seeds of missing s) then it is essential! X = ONSENSUS (cube, cube ) #20
11 Eample: given an cover F of a oolean function f w! 2. If a cube w in cover F is not entirel covered b the union of: (i) the set of other cubes in cover, and (ii) the set of consensus cubes (i.e seeds of missing s) then it is essential! EXMPLE #1: ube Essential X = ONSENSUS (cube, cube ) #21 Eample: given an cover F of a oolean function f w! 2. If a cube w in cover F is not entirel covered b the union of: (i) the set of other cubes in cover, and (ii) the set of consensus cubes (i.e seeds of missing s) then it is essential! EXMPLE #2: ube Not Essential X = ONSENSUS (cube, cube ) #22
12 Eample: given an cover F of a oolean function f w! 2. lgorithmic Formulation*: ESSEN #2 Given cover F, including cube e (to check if e essential): 1. Remove e from F: G = F {e} 2. ompute consensus of e and each cube in G: H = consensus{e, G} 3. Formulate containment problem: heck if e <= G U H X = ONSENSUS (cube, cube ) *equivalent to Hachtel/Someni, Theorem (p. 204) #23 ESPRESSO: Make-Sparse Step 12
13 Multi-Output Minimiation: Eample #1 Multi-Output Function #25 Multi-Output Minimiation: Eample #1 over #1: min-cost cover, using ONLY multi-output s #26 13
14 Multi-Output Minimiation: Eample #1 over #1: using ONLY multi-output s multi-output input part output part corresponding 2-level implementation multi-output 1 PL Representation of over = cubical comple OST = 15 gate inputs #27 Multi-Output Minimiation: Eample #1 over #1: using some NON-PRIMES! NOT a multi-output input part output part corresponding 2-level implementation NOT a multi-output 1 PL Representation of over = cubical comple OST = 14 gate inputs = better! #28 14
15 Observation Peculiar feature of multi-output s (spanning multiple functions): NOT a multi-output multi-output Spanning more functions: (i) increases coverage, UT (ii) also increases cost! #29 ESPRESSO Strateg: using MKE-SPRSE (simple version) asic idea: - Initial ESPRESSO goal: bod of algorithm alwas epands to multi-output s - Post-processing step (at end of algorithm) = MKE-SPRSE - heuristicall reduce final cover cost b ELETING UNNEESSRY OUTPUT ONNETIONS - asic version of MKE-SPRSE : -- this step is a form of multi-output REUE = eliminate unnecessar N-gate wire fanouts -- also known as reduce output parts See previous slides: - before MKE-SPRSE: over #1 (cost = 15 gate inputs) - after MKE-SPRSE: over #1 (cost = 14 gate inputs) #30 15
16 MKE-SPRSE: advanced version Used in Espresso-II: - Ke Idea: improved MKE-SPRSE can involve new epansion too! Step #1. Use restricted reduce : REUE OUTPUT PRTS for each N-gate, eliminate unnecessar output connections Step #2. Use restricted epand : EXPN INPUT PRTS for each N-gate, epand if possible within current outputs #31 Multi-Output Minimiation: Eample #2 Multi-Output Function: illustrates advanced MKE-SPRSE operation (NEW: minterm) #32 16
17 Multi-Output Minimiation: Eample #2 over #2: initial min-cost cover, using ONLY multi-output s multi-output #33 Multi-Output Minimiation: Eample #2 STEP #1 -- over #2: after RESTRITE REUE of output part = REUE OUTPUT PRT NOT a multi-output #34 17
18 Multi-Output Minimiation: Eample #2 STEP #2 -- over #2: after RESTRITE EXPN of input part - no epansion to new outputs, onl within current outputs! = EXPN INPUT PRT multi-output FINL OVER #35 Multi-Output Minimiation: Eample #2 -- details multi-output over #2: using ONLY multi-output s (NEW: minterm) input part output part corresponding 2-level implementation multi-output 1 PL Representation = cubical comple OST = 15 gate inputs #36 18
19 Multi-Output Minimiation: Eample #2 -- details STEP #1 -- over #2: REUE OUTPUT PRT (NEW: minterm) NOT a multi-output input part output part corresponding 2-level implementation NOT a multi-output 1 PL Representation of over = cubical comple OST = 14 gate inputs = better! #37 Multi-Output Minimiation: Eample #2 -- details STEP #2 -- over #2: EXPN INPUT PRT (NEW: minterm) EXPN cube as much as possible within current outputs input part output part corresponding 2-level implementation EXPN cube as much as possible within current outputs PL Representation of over = cubical comple OST = 13 gate inputs = even better! #38 19
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults
Diagnostic eneration and Fault Simulation Algorithms for Transition Faults Yu Zhang (Student Presenter) and Vishwani D. Agrawal Auburn Universit, Department of Electrical and Computer Engineering, Auburn,
More informationCpE358/CS381. Switching Theory and Logical Design. Class 3
Switching Theor and Logical Design Class 3 Switching Theor and Logical Design Copright 24 Stevens Institute of Technolog -85 Toda Fundamental concepts of digital sstems (Mano Chapter ) Binar codes, number
More informationIterative Deletion Routing Algorithm
Iterative Deletion Routing Algorithm Perform routing based on the following placement Two nets: n 1 = {b,c,g,h,i,k}, n 2 = {a,d,e,f,j} Cell/feed-through width = 2, height = 3 Shift cells to the right,
More informationSynthesis of Reversible Sequential Elements*
4-4 Snthesis of Reversible Sequential Elements* Min-Lun huang hun-yao Wang epartment of omputer Science, National sing Hua Universit, Hsinhu, aiwan R.O.. {mr934327,wcao}@cs.nthu.edu.tw Abstract o construct
More informationSynchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic
Synchronous igital Logic Systems Review of igital Logic Prof. Stephen. Edwards Raw materials: MOS transistors and wires on Is Wires are excellent conveyors of voltage Little leakage Fast, but not instantaneous
More informationLecture 11: Adder Design
Lecture : Adder Design Mark McDermott Electrical and omputer Engineering The University of Texas at Austin /9/8 EE46 lass Notes Single-it Addition Half Adder Full Adder A A S = AÅÅ out out S out = MAJ(
More informationA.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT
.R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.
More informationChapter 5 Sequential Systems. Introduction
hapter 5 Seuential Systems Latches and Flip-flops Synchronous ounter synchronous ounter 7822 igital Logic esign @epartment of omputer Engineering U. Introduction Up to now everything has been combinational
More informationnmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response
nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust
More informationEXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.
EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting
More informationCombinational Logic Design
Lab #2 Combinational Logic Design Objective: To introduce the design of some fundamental combinational logic building blocks. Preparation: Read the following experiment and complete the circuits where
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationFundamentals of Computer Systems
Fundamentals of omputer Systems Sequential Logic Martha A. Kim olumbia University Spring 2016 1/1 2/1 Bistable Elements Equivalent circuits; right is more traditional. Two stable states: 0 1 1 0 3/1 S
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationGLOBAL DISPARITY COMPENSATION FOR MULTI-VIEW VIDEO CODING. Kwan-Jung Oh and Yo-Sung Ho
GLOBAL DISPARITY COMPENSATION FOR MULTI-VIEW VIDEO CODING Kwan-Jung Oh and Yo-Sung Ho Department of Information and Communications Gwangju Institute of Science and Technolog (GIST) 1 Orong-dong Buk-gu,
More informationSoftware Engineering 2DA4. Slides 3: Optimized Implementation of Logic Functions
Software Engineering 2DA4 Slides 3: Optimized Implementation of Logic Functions Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals
More informationChapter 6 Sequential Circuits
Overview Logic and omputer esign Fundamentals hapter 6 equential ircuits Part torage Elements and equential ircuit nalysis pring 4 Part - torage Elements and nalysis Introduction to sequential circuits
More informationSupplement 3 Asynchronous Sequential Circuit Concepts
January 999 Supplement 3 Asynchronous Sequential ircuit oncepts EE/omp. Sci. 352 igital System Fundamentals harles R. Kime epartment of Electrical and omputer Engineering University of Wisconsin Madison
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationLab 3 : CMOS Sequential Logic Gates
CARLETON UNIERSITY epartment of Electronics ELEC-3500 igital Electronics Januar 20, 2004 Lab 3 : CMOS Seuential Logic Gates esign an Specification of Seuential Logic Gates an Librar Cell igital circuits
More informationTHE UNIVERSITY OF TRINIDAD & TOBAGO
THE UNIVERSITY OF TRINI & TOGO FINL SSESSMENT/EXMINTIONS PRIL/MY 2014 ourse ode and Title: igital Systems and Logic esign Programme: Sc omputer Engineering ate and Time: Wednesday 23 rd. pril, 2014 uration:
More informationUsing minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =
1 Review of Digital Logic Design Fundamentals Logic circuits: 1. Combinational Logic: No memory, present output depends only on the present input 2. Sequential Logic: Has memory, present output depends
More informationCS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature
CS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover. 2. Write down your Student-Id on the top of
More informationEssential Question: How can you use transformations of a parent square root function to graph. Explore Graphing and Analyzing the Parent
COMMON CORE 4 9 7 5 Locker LESSON Graphing Square Root Functions Common Core Math Standards The student is epected to: COMMON CORE F-IF.C.7 Graph square root... functions. Also F-IF.B.4, F-IF.B.6, F-BF.B.
More informationSequential Circuits. Introduction to Digital Logic. Course Outline. Overview. Introduction to Digital Logic. Introduction to Sequential Circuits
Introduction to igital Logic Prof. Nizamettin IN naydin@yildiz.edu.tr naydin@ieee.org ourse Outline. igital omputers, Number ystems, rithmetic Operations, ecimal, lphanumeric, and Gray odes 2. inary Logic,
More informationMulti-Level Gate Circuits. Chapter 7 Multi-Level Gate Circuits NAND and NOR Gates. Some Terminologies (Cont.) Some Terminologies
Chapter 7 Multi-Level Gate Circuits NAND and NOR Gates iaojun Qi Multi-Level Gate Circuits Design Find the inputs and outputs Find the relationship between inputs and outputs (i.e., For each input combination,
More informationAN INTRODUCTION TO DIGITAL COMPUTER LOGIC
SUPPLEMENTRY HPTER 1 N INTRODUTION TO DIGITL OMPUTER LOGI J K J K FREE OMPUTER HIPS FREE HOOLTE HIPS I keep telling you Gwendolyth, you ll never attract today s kids that way. S1.0 INTRODUTION 1 2 Many
More information12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback
2/3/2 Overview 2-atches and Flip Flops Text: Unit equential Circuits et/eset atch Flip-Flops ECEG/IC 2 igital Operations and Computations Winter 2 r. ouie 2 equential Circuits equential circuits: Output
More informationCS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationLogic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1
Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006
UNIVERSIT OF CLIFORNI, DVIS Department of Electrical and Computer Engineering EEC180 DIGITL SSTEMS I Winter 2006 L 5: STTIC HZRDS, LTCHES ND FLIP-FLOPS The purpose of this lab is to introduce a phenomenon
More information211: Computer Architecture Summer 2016
211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Digital Logic: Recap - Review: truth table => SOP => simplification - dual / complement - Minterm / Maxterm - SOP
More information2014 Reinier Maliepaard: Recomposing Van Hemel s Fantasia
Piece 2: Danse about making a melody A melodic cadence can be seen as a stereotypical melodic progression that conclude a melody. The old music theorists discerned some types of such cadences e.g. a discantclausula
More informationDigital Principles and Design
Digital Principles and Design Donald D. Givone University at Buffalo The State University of New York Grauu Boston Burr Ridge, IL Dubuque, IA Madison, Wl New York San Francisco St. Louis Bangkok Bogota
More informationDepartment of Computer Science and Engineering Question Bank- Even Semester:
Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following
More informationLab 3 : CMOS Sequential Logic Gates
CARLETON UNIERSITY epartment of Electronics ELEC-3500 igital Electronics September 30, 2005 Lab 3 : CMOS Seuential Logic Gates esign an Specification of Seuential Logic Gates an Librar Cell igital esigns
More informationLogic. Andrew Mark Allen March 4, 2012
Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the
More informationPrime Num Generator - Maker Faire 2014
Prime Num Generator - Maker Faire 2014 Experimenting with math in hardware Stanley Ng, Altera Synopsis The Prime Number Generator ( PNG ) counts from 1 to some number (273 million, on a Cyclone V C5 device)
More information12.1 Creating Systems of Linear Equations
Name Class Date 12.1 Creating Sstems of Linear Equations Essential Question: How do ou use sstems of linear equations to model and solve real-world problems? Resource Locker Eplore Creating Linear Sstem
More informationA Local Dimming Algorithm for Low Power LCD TVs Using Edge-type LED Backlight
054 IEEE Transactions on Consumer Electronics, Vol. 56, o. 4, ovember 0 A Local Dimming Algorithm for Low Power LCD TVs Using Edge-tpe LED Backlight Hunsuk Cho, Student ember, IEEE and Oh-Kong Kwon, ember,
More informationPalestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.
Palestine Technical ollege Engineering Professions epartment EEE - Experiment ode onverters # Student No Name Surname Sign Fall 07-0 EEE Objectives: uild a Gray code to binary converter. Use design steps
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.
More informationOptimal Television Adverts Selection, Case Study: Ghana Television (GTV)
Research Journal of Information Technology 3(1): 49-54, 2011 ISSN: 2041-3114 Maxwell Scientific Organization, 2011 Received: September 22, 2010 Accepted: January 20, 2011 Published: March 20, 2011 Optimal
More informationIntroduction Actel Logic Modules Xilinx LCA Altera FLEX, Altera MAX Power Dissipation
Outline CPE 528: Session #12 Department of Electrical and Computer Engineering University of Alabama in Huntsville Introduction Actel Logic Modules Xilinx LCA Altera FLEX, Altera MAX Power Dissipation
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationLogic Symbols with Truth Tables
Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR 6.7 Digital Logic, Spring 22 XNOR Digital logic can be described in terms of standard logic symbols and their corresponding truth tables.
More informationIMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE
IMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE SATHISHKUMAR.K #1, SARAVANAN.S #2, VIJAYSAI. R #3 School of Computing, M.Tech VLSI design, SASTRA University Thanjavur, Tamil Nadu, 613401,
More informationLogik für Informatiker Logic for computer scientists
Logik für Informatiker for computer scientists WiSe 2011/12 Language, proof and logic LPL book detailed introduction into first-order logic with many exercises Boole construct truth tables Tarski s world
More informationBit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA M.V.M.Lahari 1, M.Mani Kumari 2 1,2 Department of ECE, GVPCEOW,Visakhapatnam. Abstract The increasing growth of sub-micron
More informationD U I S B U R G E S S E N
Notes on the lecture Fundamentals of Computer Engineering (Prof. Dr.-Ing. xel Hunger) UNIVERSITÄT D U I S U R G E S S E N Institute for Multimedia & Software Engineering, Dipl.-Ing. Sascha Mertens, October
More informationSpiral Content Mapping. Spiral 2 1. Learning Outcomes DATAPATH COMPONENTS. Datapath Components: Counters Adders Design Example: Crosswalk Controller
-. -. piral Content Mapping piral Theory Combinational Design equential Design ystem Level Design Implementation and Tools Project piral Performance metrics (latency vs. throughput) Boolean Algebra Canonical
More informationPROGRAMMABLE ASIC LOGIC CELLS
ASICs...THE COURSE ( WEEK) PROGRAABLE ASIC LOGIC CELLS 5 Key concepts: basic logic cell multiplexer-based cell look-up table (LUT) programmable array logic (PAL) influence of programming technology timing
More information(Refer Slide Time: 1:45)
(Refer Slide Time: 1:45) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 30 Encoders and Decoders So in the last lecture
More informationNovel Pulsed-Latch Replacement Based on Time Borrowing and Spiral Clustering
Novel Pulsed-Latch Replacement Based on Time Borrowing and Spiral Clustering NCTU CHIH-LONG CHANG IRIS HUI-RU JIANG YU-MING YANG EVAN YU-WEN TSAI AKI SHENG-HUA CHEN IRIS Lab National Chiao Tung University
More information8. Design of Adders. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017
8. Design of Adders Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 27, 2017 ECE Department, University of Texas at Austin
More informationUNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013
UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for 16.265 Logic Design Fall 2013 I. General Information Section 201 Instructor: Professor Anh Tran Office
More informationDesigning VeSFET-based ICs with CMOS-oriented EDA Infrastructure
Designing VeSFET-based ICs with CMOS-oriented ED Infrastructure Xiang Qiu, Malgorzata Marek-Sadowska University of California, Santa arbara Wojciech Maly Carnegie Mellon University Outline Introduction
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science
MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03
More informationMinnesota State College Southeast
ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College
More informationPage 1. Some Definitions. Chapter 3: Sequential Logic. Sequential Logic. The Combinational Logic Unit. A NOR Gate with a Lumped Delay
3- hapter 3 equential Logic hapter 3: equential Logic 3-2 hapter 3 equential Logic ome efinitions r. Tim McGuire am Houston tate University ased on notes by Miles Murdocca ombinational logic: a digital
More informationEECS 270 Homework the Last Winter 2017
EECS 270 Homework the Last Winter 2017 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. NOTES: 1. This is an individual assignment.
More informationR13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationBoolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process
(Lec 11) From Logic To Layout What you know... Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process High-level design description
More informationLogic Design IS1200, spring 2015 Review Slides
2 I2, spring 25 Review lides ssociate Professor, KTH Royal Institute of Technology ssistant Research ngineer, University of alifornia, erkeley genda I lides version. I 3 umber ystems (/3) ecimal and inary
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationCode No: A R09 Set No. 2
Code No: A109210503 R09 Set No. 2 II B.Tech I Semester Examinations,November 2010 DIGITAL LOGIC DESIGN Computer Science And Engineering Time: 3 hours Max Marks: 75 Answer any FIVE Questions All Questions
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
More informationRevelation Principle; Quasilinear Utility
Revelation Principle; Quasilinear Utility Lecture 14 Revelation Principle; Quasilinear Utility Lecture 14, Slide 1 Lecture Overview 1 Recap 2 Revelation Principle 3 Impossibility 4 Quasilinear Utility
More information9 Programmable Logic Devices
Introduction to Programmable Logic Devices A programmable logic device is an IC that is user configurable and is capable of implementing logic functions. It is an LSI chip that contains a 'regular' structure
More informationTKK S ASIC-PIIRIEN SUUNNITTELU
Design TKK S-88.134 ASIC-PIIRIEN SUUNNITTELU Design Flow 3.2.2005 RTL Design 10.2.2005 Implementation 7.4.2005 Contents 1. Terminology 2. RTL to Parts flow 3. Logic synthesis 4. Static Timing Analysis
More informationFinal Examination (Open Katz, Calculators OK, 3 hours)
Your Name: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO Department of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA CRUZ CS
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationORF 307: Lecture 14. Linear Programming: Chapter 14: Network Flows: Algorithms
ORF 307: Lecture 14 Linear Programming: Chapter 14: Network Flows: Algorithms Robert J. Vanderbei April 16, 2014 Slides last edited on April 16, 2014 http://www.princeton.edu/ rvdb Agenda Primal Network
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationEE 121 June 4, 2002 Digital Design Laboratory Handout #34 CLK
EE 2 June 4, 22 igital esign Laboratory Handout #34 Midterm Examination #2 Solutions Open book, open notes. Time limit: 75 minutes. (2 points) Setup and hold times. The flip-flops below have setup time
More informationHitting the Right Note composing and arranging RDA
Hitting the Right Note composing and arranging RDA IAML, 3 July, 2007 Deirdre Kiorgaard & Kaye McIntyre Outline! Why a new standard?! What will RDA look like?! Who is developing RDA?! When will RDA be
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationCorrelation to the Common Core State Standards
Correlation to the Common Core State Standards Go Math! 2011 Grade 4 Common Core is a trademark of the National Governors Association Center for Best Practices and the Council of Chief State School Officers.
More informationTHE KENYA POLYTECHNIC
THE KENYA POLYTECHNIC ELECTRICAL/ELECTRONICS ENGINEERING DEPARTMENT HIGHER DIPLOMA IN ELECTRICAL ENGINEERING END OF YEAR II EXAMINATIONS NOVEMBER 006 DIGITAL ELECTRONICS 3 HOURS INSTRUCTIONS TO CANDIDATES:
More information4. Formal Equivalence Checking
4. Formal Equivalence Checking 1 4. Formal Equivalence Checking Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin Verification of Digital Systems Spring
More informationInstructions. Final Exam CPSC/ELEN 680 December 12, Name: UIN:
Final Exam CPSC/ELEN 680 December 12, 2005 Name: UIN: Instructions This exam is closed book. Provide brief but complete answers to the following questions in the space provided, using figures as necessary.
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationSatellite Services and Interference: The current situation. ITU International Satellite Communication Symposium Geneva, June 2016
1 Satellite Services and Interference: The current situation ITU International Satellite Communication Symposium Geneva, 13-14 June 2016 Ruben D. Marentes Director, RF Operations Center 2 Current impact
More informationRELATED WORK Integrated circuits and programmable devices
Chapter 2 RELATED WORK 2.1. Integrated circuits and programmable devices 2.1.1. Introduction By the late 1940s the first transistor was created as a point-contact device formed from germanium. Such an
More informationLAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2
LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 Dte: 15 Octoer 2018 Time: 2 hours Totl: 25 mrks SECTION C: ESSAY (15 MARKS) Write n essy out one of the given topics. Your essy should e
More informationC2 Vectors C3 Interactions transfer momentum. General Physics GP7-Vectors (Ch 4) 1
C2 Vectos C3 Inteactions tansfe momentum Geneal Phsics GP7-Vectos (Ch 4) 1 Solutions to HW When ou homewok is gaded and etuned, solutions will be available. Download PobViewe 1.4 www.phsics.pomona.edu/siideas/sicp.html
More informationOutline. CPE/EE 422/522 Advanced Logic Design L04. Review: 8421 BCD to Excess3 BCD Code Converter. Review: Mealy Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L4 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Hazards, Building
More information1. Introduction. Abstract. 1.1 Logic Criteria
An Evaluation of the Minimal-MUMCUT Logic Criterion and Prime Path Coverage Garrett Kaminski, Upsorn Praphamontripong, Paul Ammann, Jeff Offutt Computer Science Department, George Mason University, Fairfax,
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 State-Holding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationDVR or NVR? Video Recording For Multi-Site Systems Explained DVR OR NVR? 1
DVR or NVR? Video Recording For Multi-Site Systems Explained DVR OR NVR? WWW.INDIGOVISION.COM 1 Introduction This article explains the functional differences between Digital Video Recorders (DVRs) and
More informationLESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV
Unit: I Branch: EEE Semester: IV Page 1 of 6 Unit I Syllabus: BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 9 Boolean algebra: De-Morgan s theorem, switching functions and simplification using K-maps & Quine
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationBHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE
BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN 1 st year 2 nd semester CSE & IT Unit wise Important Part A and Part B Prepared by L.GOPINATH
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationUltra-lightweight 8-bit Multiplicative Inverse Based S-box Using LFSR
Ultra-lightweight -bit Multiplicative Inverse Based S-box Using LFSR Sourav Das Alcatel-Lucent India Ltd Email:sourav10101976@gmail.com Abstract. Most of the lightweight block ciphers are nibble-oriented
More informationExperiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X
8. Objectives : Experiment (6) Decoders / Encoders To study the basic operation and design of both decoder and encoder circuits. To describe the concept of active low and active-high logic signals. To
More information