INTRODUCTION In this lesson, we will analyze the different kinds of PLC programming focusing, in particular, on the LAD and STL programming method.
|
|
- Morgan Carson
- 5 years ago
- Views:
Transcription
1 INTRODUCTION In this lesson, we will analyze the different kinds of PLC programming focusing, in particular, on the LAD and STL programming method. PLC PROGRAMMING METHOD During the process of programming, the PLC uses an interface between the operator, who has to organize the logic of control, and the CPU in the controller. This interface will allow the operator to translate the process into a series of codes equivalent to the expression of Boolean logic equations that the controller will use to determine the value of the outputs according to the value of the inputs. Each manufacturer uses its own programming ambient and also the instructions available can be different depending on the PLC used. The international organization IEC (International Electrotechnical Commission) introduced a standard that allows an easier convergence between the various manufacturers in the development of software for programming. The reference standard, IEC 1131, was taken by the European Community with EN and reported by the Italian standard CEI IEC defines the five different programming languages: PROGRAMMING LANGUAGES Ladder Diagram (LD) GRAPHICS Function Block Diagram (FBD) Sequential Function Charts (SFC) TEXTUAL Instruction List (IL) Structured Text (ST) The appearance is the characteristic that differentiates them according to the different languages. The first three languages are defined graphics and they are based on a software that allows the operator to program the PLC by means of the construction of charts and graphs that are modeled on the structure of the ladder diagrams of the electromechanical circuits or the electric schemes of the integrated logic circuits. The other two languages are defined textual since they are based on a purely textual language of low or high level depending on the type adopted. The programming ambient allows you to mix programming languages adopted internally to a project in order to exploit the peculiarities of each of them. Each manufacturer also states the names of the addresses of the PLC elements and gives this information to the operators in order to prepare the correct signals in the programming. The table below can give you an idea of the diversity that exists between the various manufacturers and will allow a better understanding of the examples that will be reported later in the coverage of various programming languages. Commission. 1
2 Operating method of the PLCs SIEMENS S7 300 (CPU 314C-2 DP) SIEMENS S7 200 (CPU 226) OMRON CJ1M (CPU 21) No from to No from to No from to Digit. inputs 24 E124.0 E Digit. outputs 16 A124.0 A Internal relays (memories) I0.0 I1.0 I2.0 Q0.0 Q1.0 I0.7 I1.7 I2.7 Q0.7 Q M0.0 M M0.0 M Counters 256 Z0 Z C0.0 C CNT000 CNT511 Timers 256 T0 T T0.0 T TIM000 TIM512 LADDER DIAGRAM (LD) The Ladder Diagram (LD) also called contacts language, or KOP, is a graphical language which is composed of a sequence of branches formed by a decision part (contacts) on the left and an implementation part (coils) to the right between the two lines of vertical power. This arrangement generates a graphical representation of the structure that resembles a ladder. Its name derives from this similarity. The Ladder Diagram is a programming method which reproduces the patterns made in electromechanical circuits and it s based on a flow of electrical current that activates the coils only when the conditions of the contacts, in the decision-making part, allow the passage. The IEC 1131 also provides that this current flow is assumed from left to right in the rung and that the logic is executed from top to bottom, thus increasing the value of the order of the rungs. The programming language was invented to make the control logic using the PLCs. Before this systems the control logic was done using electromechanical relays. The decision block is equivalent to the logical expression that determines the activation of the output coil (internal or external) and it s formed by a combination of logic elements (AND, OR, NOT) made following a ladder diagram. In correspondence with the contacts and coils will be indicated the addresses of the elements they represent. Commission. 2
3 The symbols used for programming are: SYMBOL TYPE OPERATION Normally open contact (N.A.) Normally closed contact (N.C.) Monostable coil Bistable latching coil (SET) Bistable latching coil (RESET) INPUT The contact current passes if the associated input has the value 1 INPUT The contact current passes if the associated input is 0 OUTPUT It is activated and remains active only when the logical conditions of the contacts ensure electrical continuity OUTPUT It is activated when the logic conditions of the contacts ensure electrical continuity OUTPUT It turns off if the logical conditions of the contacts ensure electrical continuity Connection in series Logic function AND Parallel connection Logic function OR Timer It sets output with a lag (TV) compared with insertion conditioning (Start). Sometimes there is a reset input (Stop) Bidirectional meter It enables the output when the count reaches the set value (PV). It has a channel to increase the value (Up), one for the decrease (Down) and one for the Reset Commission. 3
4 Let's see some examples of KOP: Siemens S7: Q0.0 is activated when the signal is present at the input I0.0 Siemens S7: the output Q0.1 is activated when signals are present simultaneously at the input I0.0 and I0.1 Siemens S7: the output Q0.1 is activated when the input signal is present at I0.0 and it simultaneously absent at I0.1 Omron: the output 200 is activated when or the input signal 010 or the input signal 002 is present. Omron: the output 100 is activated when, or the input signal 010 is present, or the input signal 002 is absent. Omron: the output 100 is activated when the signal is present at 010 or absent at 004 and, at the same time, signal is absent at 002 or it s present at 005. Omron: the output 100 is activated when the signal is present at 010 and it s absent at 002, or when the signal is absent at 004 and it s present at 005. FUNCTIONAL BLOCK DIAGRAM (FBD) The functional block diagrams are a graphical programming language. This language is based on a representation of the laws of the activation of outputs obtained by passing the signals (conditions) through graphic blocks interconnected and each equipped with specific rules of transformation of the signal. Each functional block has, therefore, two main characteristics: the type of data input and output and the algorithm that, analyzing the value of the inputs and the internal variables, produces the new values of the outputs. This programming method is based on three fundamental syntactic rules: - No item should be analyzed before the values of all its inputs are acquired; - The evaluation of an item will not be complete until you have determined the values of all its outputs; - Overall assessment of the network ends when all outputs of all its elements are determined. Commission. 4
5 An example of the FBD programming can be shown in the diagram below: I0.0 I0.1 I0.2 I0.3 & 1 1 Q2.5 The output Q2.5 is activated when there are signals simultaneously at I0.0 and I0.1 or when the signal is present at I0.3 or it s absent at I0.2 SEQUENTIAL FUNCTION CHARTS (SFC) The sequential function chart is based on a graphical representation of the process through a sequence of phases (within which you perform the actions), linked between them by transitions (which, on the occurrence of certain conditions, will switch from an active phase to another). This method of programming gives a general view of the system and allows you to create sequences of stages in parallel or possibly with priorities and to insert sequences of feedback. It does not allow you to program in specific phases or transition conditions, so it must be carried out later with one of the other programming languages. An example of a structure of SFC program can be shown in the diagram below: 0 Fase Phase Transizione Transition a 1 Azione Action 11 b c 2 Azione Action 22 Azione Action 33 Sequenze Simultaneous simultanee sequences 3 Azione Action 44 5 Azione Action 66 d 4 Azione Action 55 e 6 Azione Action 77 f 7 Azione 8 Action 8 g Commission. 5
6 INSTRUCTION LIST (IL) The Instruction List (also known as STL) is a textual programming language at a low level. Because of its greater complexity, it s mainly used for programming small applications or to improve parts of a more complex application. It s an assembly language so it s based on a syntax like: operator operating The main operators vary depending on the manufacturer of the PLC. An example of operators is represented in the following table: OPERATORS SIEMENS OMRON Description Logic line start U or O LD Input contact N.O. Negative line start UN or ON LN NOT Input contact N.C. Allocation = OUT Enabling non-retentive coil Allocation of the kind Flip-Flop SR Allocation of the kind Flip-Flop SR S KEEP Conjunction U AND Conjunction denied UN AND NOT Disjunction O OR R Enabling retentive coil Disabling retentive coil Connection in series with a second contact N.O. Connection in series with a second contact N.C. Connection in parallel with a second contact N.O. Disjunction denied ON OR NOT Connection in parallel with a second contact N.C. Connection in series between groups Connection in parallel between groups U ( ) O AND LD OR LD Connection in series between two groups previously defined Connection in parallel between two groups previously defined Timer activation L KT T TIM Timer activation Counter increase ZV L KZ CNT End of the program BE END (FUN 01) It increases of a unit the value of the counter End of the program Commission. 6
7 As an example of STL programming, we will see the translation of the LAD programming previously seen for Omron PLCs: U I0.0 (Siemens) = Q0.0 U I0.0 (Siemens) U I0.1 = Q0.1 U I0.0 (Siemens) UN I0.1 = Q0.1 LD 010 (Omron) OR 002 OUT 200 LD 010 (Omron) OR NOT 002 OUT 100 LD 010 (Omron) OR NOT 004 (intermediate result A) LD NOT 002 OR 005 (intermediate result B) AND LD (A*B) OUT 100 LD 010 (Omron) AND NOT 002 (intermediate result A) LD NOT 004 AND 005 (intermediate result B) OR LD (A+B) OUT 100 Commission. 7
8 STRUCTURED TEXT (ST) The Structured Text is a textual programming language at a high level similar to the Pascal language or some Basic ones. The advantage of this method of programming occurs when you need to perform complex mathematical calculations or conditional tests with multiple alternatives. In these cases, the programming with ST language is reduced to a few lines of program. The Structured Text always involves declaring variables before and after the code of the operations carried out for checking the outputs. An example of code written in ST could be: IF Speed > 1000 THEN Tension := Tension - 10; END_IF Q0.1 := 1; This code is based on a variable speed and this condition is redefined according to the value of a second variable tension. In the final part of the code, it s assigned the value 1 to the output Q0.1. Commission. 8
To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.
6.1 Objectives To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit. 6.2 Sequential Logic So far we have implemented digital circuits whose outputs depend only on its
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationUSCG Exam questions related to PLCs by Frank Owen, Maine Maritime Academy, 23 October 2018
USCG Exam questions related to PLCs by Frank Owen, Maine Maritime Academy, 23 October 2018 Timers The USCG questions reference three different types of timers: 1. On-delay timer (TON) 2. Off-delay timer
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Derivation of Flip-Flop Input Equations and State Assignment (Lecture #24) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
More informationUniversidad Carlos III de Madrid Digital Electronics Exercises
1. Complete the chronogram for the circuit given in the figure. inst7 NOT A INPUT VCC AND2 inst5 DFF D PRN Q CLRN inst XOR inst2 TFF PRN T Q CLRN inst8 OUTPUT OUTPUT Q Q1 CLK INPUT VCC CLEARN INPUT VCC
More informationRangkaian Sekuensial. Flip-flop
Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationLatches, Flip-Flops, and Registers. Dr. Ouiem Bchir
Latches, Flip-Flops, and Registers (Chapter #7) Dr. Ouiem Bchir The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney. Sequential
More informationSection 6.8 Synthesis of Sequential Logic Page 1 of 8
Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationState Transistional Logic
State Transistional Logic S-R Flip Flops One way to describe how a didital system operates is to define a set of states. For example, a stoplight might have three states: Green Yellow Red The heart of
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationLecture 7: Sequential Networks
Lecture 7: Sequential Networks CSE 14: Components and Design Techniques for Digital Systems Spring 214 CK Cheng, Diba Mirza Dept. of Computer Science and Engineering University of California, San Diego
More informationMODULE TITLE : PROGRAMMABLE LOGIC CONTROLLERS TOPIC TITLES : PROGRAMMABLE FACILITIES AND ADDITIONAL FACILITIES TUTOR MARKED ASSIGNMENT 3
THIS BOX MUST BE COMPLETED Student Code No.... Student's Signature... Date Submitted... Contact e-mail... MODULE TITLE : PROGRAMMABLE LOGIC CONTROLLERS TOPIC TITLES : PROGRAMMABLE FACILITIES AND ADDITIONAL
More informationEXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.
EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationSpring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1
Spring 27 EE 363: Computer Organization Chapter 5: The Processor: atapath & Control - Avinash Kodi epartment of Electrical Engineering & Computer Science Ohio University, Athens, Ohio 457 E-mail: kodi@ohio.edu
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationChapter 6 Digital Circuit 6-5 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-5 General digital system D Flip-Flops, The D flip-flop is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More information0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format
Applications of Shift Registers The major application of a shift register is to convert between parallel and serial data. Shift registers are also used as keyboard encoders. The two applications of the
More informationIntroduction. Serial In - Serial Out Shift Registers (SISO)
Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationIntegration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum
Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum Arif Sirinterlikci Ohio Northern University Background Ohio Northern University Technological Studies Department
More informationCS 261 Fall Mike Lam, Professor. Sequential Circuits
CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationTraining Document for Comprehensive Automation Solutions Totally Integrated Automation (T I A)
Training Document for Comprehensive Automation Solutions Totally Integrated Automation (T I A) MODULE T I A Training Document Page 1 of 66 Module This document has been written by Siemens AG for training
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationAIM: To study and verify the truth table of logic gates
EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationAnalysis of Clocked Sequential Circuits
Analysis of Clocked Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Analysis of Clocked Sequential circuits State
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationHigh Speed Counter. Table of Contents
Table of Contents Table of Contents...2 Introduction...3 Configuration...4 Configuring Frequency HSC Type...6 Configuring Totalising HSC Type...6 Configuring Pulse HSC Type...7 Configuring Quadrature HSC
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationWWW.STUDENTSFOCUS.COM + Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to Unit III 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationCHAPTER 1 LATCHES & FLIP-FLOPS
CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More information5: Sequential Logic Latches & Flip-flops
5: Sequential Logic Latches & Flip-flops Introduction Memory Elements Pulse-Triggered Latch S-R Latch Gated S-R Latch Gated D Latch Edge-Triggered Flip-flops S-R Flip-flop D Flip-flop J-K Flip-flop T Flip-flop
More informationCh 6 Basic Memory Circuits 1
Chapter 6 Basic Memory Circuits Developing the Memory Circuit We will look first at a very simple system. Later, this type of design can be used to discuss circuits capable of controlling more complex
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationSynchronous sequential circuits
8.6.5 Synchronous sequential Table of content. Combinational circuit design. Elementary combinatorial for data transmission. Memory structures 4. Programmable logic devices 5. Algorithmic minimization
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationCourse Administration
EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN Lecture 5: Sequential Logic - 2 Analysis of Clocked Sequential Systems 4/2/2 Avinash Kodi, kodi@ohio.edu Course Administration 2 Hw 2 due on today
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationSEQUENTIAL CIRCUITS THE RELAY CIRCUIT
SEQUENTIAL CIRCUITS THE RELAY CIRCUIT This circuit is one big circle. The main switch is open and the flexible contact is closed. Note: A closed inverter (NOT gate) circuit performs the same function.
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 8 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential
More informationFind the equivalent decimal value for the given value Other number system to decimal ( Sample)
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationThe basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of
1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationMicroprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationUnit-5 Sequential Circuits - 1
Unit-5 Sequential Circuits - 1 1. With the help of block diagram, explain the working of a JK Master-Slave flip flop. 2. Differentiate between combinational circuit and sequential circuit. 3. Explain Schmitt
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:
More informationPart II. Chapter2: Synchronous Sequential Logic
課程名稱 : 數位系統設計導論 P-/77 Part II Chapter2: Synchronous Sequential Logic 教師 : 郭峻因教授 INSTRUCTOR: Prof. Jiun-In Guo E-mail: jiguo@cs.ccu.edu.tw 課程名稱 : 數位系統設計導論 P-2/77 Special thanks to Prof. CHING-LING SU for
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationExperiment # 9. Clock generator circuits & Counters. Digital Design LAB
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationFirst Name Last Name November 10, 2009 CS-343 Exam 2
CS-343 Exam 2 Instructions: For multiple choice questions, circle the letter of the one best choice unless the question explicitly states that it might have multiple correct answers. There is no penalty
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationFigure 30.1a Timing diagram of the divide by 60 minutes/seconds counter
Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade
More informationSerial In/Serial Left/Serial Out Operation
Shift Registers The need to storage binary data was discussed earlier. In digital circuits multi-bit data has to be stored temporarily until it is processed. A flip-flop is able to store a single binary
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationSt. MARTIN S ENGINEERING COLLEGE
St. MARTIN S ENGINEERING COLLEGE Dhulapally, Kompally, Secunderabad-500014. Branch Year&Sem Subject Name : Electronics and Communication Engineering : II B. Tech I Semester : SWITCHING THEORY AND LOGIC
More information