Sequencer devices. Philips Semiconductors Programmable Logic Devices
|
|
- Jemimah Long
- 6 years ago
- Views:
Transcription
1 hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic equencers. hilips emiconductors rogrmmle equencers represent product line which comines the verstility of two progrmmle rrys (LA concept) with flip-flops, to chieve powerful stte mchine rchitectures. ch rrngement or rchitecture offers vrition of the sic concept which comines two progrmmle logic rrys with some flip-flops, in n undedicted fshion. The LA product terms re not specificlly dedicted to ny prticulr flip-flop. All, none, or ny mix in etween my e connected to ny flip-flop the designer chooses. The LA structure therefore supports 100% product term-shring s well s very wide O functions preceding the flip-flops. hilips emiconductors line of rogrmmle Logic equencers hs een further customized to ccommodte specific types of stte mchine designs. ome hve oth registered nd comintoril outputs, specificlly for synchronous nd synchronous Moore-type stte mchines. Others hve stte or uried registers, s well s output registers. These devices (LU105, L42VA12 nd LU405) re idel for synchronous Mely-type pplictions. J-K nd - register functions re nother enefit. The logic functions provided y these types of registers fr exceed the cpility of D-type register. The functionlity of the J-K llows the designer to optimize the logic used in generting stte trnsitions. Ninety percent of AL devices hve D-type registers. All the sequencers re equipped with three stte options for ussing opertions, JK or flip-flops nd some form of register reset/eset functions. inlly, ll L devices hve Trnsition omplement Arry. This synchronous feedck pth, from the O rry to the AND rry, genertes complement trnsition functions using single term. Virtully hidden in etween the AND rry nd the O rry is the omplement Arry. This single NO gte is not necessrily n rry, however the inputs nd outputs of this complement gte spn the entire AND rry. The input(s) to the omplement Arry cn e ny of the product terms from the AND rry. The output of the omplement Arry will e the complement of the product term input. If severl product terms re connected to the omplement Arry, their respective complements cn lso e generted. The output of the omplement Arry is fed ck to the AND rry, wherey it cn e logiclly gted through nother AND gte nd finlly propgted to the O rry. The significnce eing tht the complement stte of severl product terms cn e generted using one dditionl AND product term. or exmple, if n efficient method of sensing tht no inputs were sserted ws needed, the designer could connect the output of pproprite AND gtes to the complement NO gte. The output of the NO gte could then e used to condition nd then set or reset flip-flop ccordingly. As well, he could detect prticulr stte vrile comintion nd force trnsition to new stte, independent of the inputs. Or he could comine input signls nd stte (AND) terms to generte new composite term. In ny of these pplictions, the omplement Arry gretly reduces the numer of stte trnsition terms required. In order to present the mteril in the most concise fshion, rief stte eqution tutoril is presented first. The LU105 description immeditely follows. In this cpsule description, the level of detil is expnded, so red it first for sic understnding. ch dditionl presenttion will e done with regrd to the fundmentls descried for the LU105. igure 3 shows the detiled drwing of the LU105 in full detil. igure 4 shows compressed rendition of the sme digrm so tht the reder cn understnd the digrm nottion. The compressed shorthnd version will e used for the rest of the sequencers. U 0 U While [TAT 0] I [U] THN [TAT 1] I [/D] THN [TAT 3] 3 D D 1 While [TAT 1] I [U] THN [TAT 2] I [/D] THN [TAT 0] D D While [TAT 2] I [U] THN [TAT 3] I [/D] THN [TAT 1] U 2 U When [TAT 3] I [U] THN [TAT 0] I [/D] THN [TAT 2] igure 1. Up-Down ounter tte Digrm igure 2. TAT UATION to Implement Up-Down ounter for JK or Type lip-lop Bsed equencer Octoer
2 hilips emiconductors rogrmmle Logic Devices equencer devices tte qution Tutoril TAT eqution entry is convenient wy to descrie elementry sequentil mchines in mnner which is directly relted to stte digrm of the mchine. The sic commnds re few, ut cn e comined in powerful fshion. igure 1 shows 4 stte up-down counter for mchine with n U(up)/D(down) input line. igure 2 shows the stte eqution syntx to implement igure 1. The sic mening cn e summrized in the following wy. imply, while in stte X if input Y occurs, trnsverse to stte Z. This is Moore mchine model. Mely my e ccommodted y ddition of the with opertion which designtes n output vrile eing ssocited s shown elow: A.) While or B.) While with I then I then with [UNT TAT] [OUTUT VAIABL] [INUT VAIABL] [NXT TAT] [UNT TAT] [INUT VAIABL] [NXT TAT] [OUTUT VAIABL] If ltched output vrile is desired, the ddition of prime notion (/) to the right of the output vrile is required. The designer must ssign the inry vlues of choice to specific sttes for stte eqution function to e implemented. The hilips emiconductors NA mnul detils stte eqution solutions with more exmples, ut the dvntge of stte equtions is tht the designer cn e less involved with the internl structure of the sequencer thn required y other methods. The LU105 This prt (igure 3) hs sixteen logic inputs nd eight outputs. It lso hs eight - flip-flops tied directly to those output pins through 3-tte uffers (common control from pin 19). The user my select pin 19 to e n Output nle signl or n synchronous preset () signl which is common to ll flip-flops. medded into the device re 48 AND gtes. All flip-flops re - type with n O gte on oth nd. The designer my choose ny numer of product terms nd connect them with ny O gte. The product terms cn lso e shred cross ny O gte, s needed. ix of the 14 flip-flops re termed uried registers s their outputs re fed ck to the AND rry, regenerting oth the nd / stte vriles. There is no direct connection to n output. Both the input signls nd the stte vriles nd / re fed to the AND rry through uffers which provided the TU (or noninverted) nd omplement (inverted) renditions of the vrile. This is criticl for the efficient use of the AND rry. The designer hs ll stte nd input vriles necessry to generte ny stte trnsition signl to set nd/or reset commnds to the flip-flops. Becuse of this AND/O rrngement, comined with complete freedom of configurtion, ll sequentil design optimiztion methods re pplicle. There re mny other feture cpilities suitle for cretive usge. or exmple, it is common prctice to use the 48 product terms with the 6-it uried register, treting the output 8-it register s n intermedite, lodle dt register only. This provides very good us pipeline for the internl 6-it mchine. However, other logic options cn e ccomplished y comining internl stte informtion (present stte) with current input informtion, generting next stte which is different from the current internl stte. Octoer
3 hilips emiconductors rogrmmle Logic Devices equencer devices (LOGI TM T) (OTION) I 0 I 1 I /O I 3 6 I 4 5 I 5 4 I 6 3 I 7 I 8 I 9 I 10 I 11 I 12 I 13 I 14 I I N K igure 3. LU105 Octoer
4 hilips emiconductors rogrmmle Logic Devices equencer devices I 16 /O TAT G. (6) (8) 8 T 47 T 0 OUTUT G. LK igure 4. ompressed Drwing of LU105 Octoer
5 hilips emiconductors rogrmmle Logic Devices equencer devices The L155, 157, nd 159A constitute three prt fmily of 20-pin sequencers tht re well suited for high speed hndshkers, counters, shift registers, pttern detectors nd sequence genertors. Additionl pplictions include testility enhncement, demonstrted in the ppliction exmples of signture nlysis nd pseudo rndom numer genertion. The three devices re very similr in rchitecture. All hve totl of 12 possile outputs. The difference is the rtio of comintionl I/O to registered outputs ville. The L155 The L155 is sequencer providing four J-K flip-flops with LA hving 32 logic product terms nd 13 control product terms. ight comintionl I/O re ville in ddition to the four registered outputs. All of the stte vriles nd comintionl vriles re presented to the output pins y wy of 3-tte inverting uffers. The comintionl nd stte vrile outputs re fully connected (fed ck) ck to the AND rry in oth the True nd omplemented form of the vrile. The product includes specil feture tht llows the user to configure the flip-flops s either J-K or D flip-flops on n individul sis. A egister relod feture is supported vi two product terms (L, L) which permit ck loding of dt into the flip-flops, directly from the output pins. The prt cn now e esily forced into ny known stte y enling L, L, pplying dt t the outputs (previously 3-tted ), nd pplying clock pulse. egister reset nd eset functions re controlled in 2 nks of 2 registers ech. Note tht control product terms re from the O rry. The outputs of ll vriles re 3-tte controlled y unique prtition. in 11 provides n Output nle input (O) which cn e sserted with the A nd B control product terms. A controls the flip-flops 0 nd 1, nd B controls 2 nd 3. ch comintionl output term hs distinct 3-tte control term (D0 - D7) originting from the AND rry of the LA. ch comintionl output vrile cn e progrmmed s inverting (ctive LOW) or non-inverting (ctive HIGH) y wy of the output polrity X-O gte ssocited with ech I/O pin. (LOGI TM) (ONTOL TM) L D O 2 opies X 8 opies B M J (n) K K T 31 T 0 4 opies igure 5. L155 Architecture Octoer
6 hilips emiconductors rogrmmle Logic Devices equencer devices The L157 This sequencer fetures ll the ttriutes of the forementioned L155, however, two flip-flops hve een dded, t the expense of two of the comintionl outputs. ins 13 nd 18 on the L157 re flip-flop driven, where the sme pins on the L155 re comintoril, driven from the LA. Agin, ll vriles (input, output, or stte vriles) fully connect over the LA portion with oth True nd complemented versions supplied. The numer of product terms, the omplement rry, Output nle, 3-tte configurtions, egister relod, etc., trck the L155 prt. As with the L155, distinct clock input on pin 1 is provided for synchronous opertion. egister reset nd eset re ville in 2 nks. in 4 nd 5 re controlled from the AND rry (roduct Terms B nd B ). The remining 4 registers, 0-3, re controlled y the sum terms (from the O rry) A nd A. Designs requiring more thn 16 sttes ut less thn or equl to 64 sttes re solid cndidtes for reliztion with the L157. It cn e configured s Moore mchine for counter nd shifter designs from the flip-flop outputs, or s high speed pulse genertors or sequence detectors with the comintionl outputs. Mixed solutions re lso possile. (LOGI TM) (ONTOL TM) L L D O X B M J (n) K K M J (n) K K T 31 T 0 igure 6. L157 Architecture Octoer
7 hilips emiconductors rogrmmle Logic Devices equencer devices The L159A By extending the L157 rrngement even further, the L159A cn e derived. Agin, mintining identicl input, product terms, omplement rry nd similr 3-tte prtitioning, the L159A lso resides in 20-pin pckge. The expnsion to dul 4-it nks of flip-flops, t the expense of 2 comintionl outputs, enhnces the numer of ville internl sttes while mintining product term nd pin comptiility. Note tht ll registers re controlled from the AND rry in 2 groups of four. The L159A is n octl prt. It redily enters the environment of the 8-it dt opernd s well s the us oriented system. or enhnced performnce, the flip-flop outputs re inverted. To provide positive outputs for shifters nd counters, the input vriles nd stte feedck vriles cn e selectively inverted through n input receiver or the feedck pth through the AND gte rry. (LOGI TM) (ONTOL TM) O 2 opies X 4 opies B M J (n) K K T 31 T 0 8 opies igure 7. L159A Architecture Octoer
8 hilips emiconductors rogrmmle Logic Devices equencer devices There re three sic memers in the 24-pin pckge fmily: The L167A, the L168A, nd the L179. The L42VA12 is discussed elsewhere. The L167A The L167A hs 14 logic inputs nd six registered outputs (- flip-flops). ix dditionl uried flip-flops reside eside the 48 product term AND rry. This device cn support stte mchine designs of up to 256 sttes s two outputs feed ck into the AND rry, mking totl of eight uried registers. There is complete feedck connectivity of the inputs nd the stte flip-flop outputs to the LA AND gtes. Orgniztionlly it hs much more in common with the L105A thn the forementioned 20-pin prts. The synchronous reset nd the Output nle re identicl to the L105A. By hving the output ltched stte vrile cpility, it provides n utomtic uffer for us sed systems. The current stte my e presented, fully stle nd synchronized to us while the internl uried mchine is trnsitioning to the next stte sed on current input conditions. I M /O TAT G. (6) (2) (4) OUTUT G. T 47 T 0 K igure 8. L167A Octoer
9 hilips emiconductors rogrmmle Logic Devices equencer devices The L168A This sequencer is down-scled version of the L105A. Hving identicl product terms, omplement rry, synchronous T/Output nle options, nd 3-tte controls, its primry difference is hving 12 inputs compred to the L105A s 16 inputs. However, the L168A cn ecome stte mchine of up to 1024 sttes due to internl feed ck of its six stte registers, plus the feedck of four of the eight output registers. The L168A is pckged in 300mil-wide 24-pin DI or 28-pin L. This is lso n octl prt, providing n 8-it register to us sed system. tte registers, interrupt vector synchronizers, counters, shifters, or just out ny sic stte mchine cn e generted nd 3-tte interfced to computer us with L168A. Outputs provided y the positive sserted sense mke stte trnsitioning nd loding of stte vriles strightforwrd. I M /O TAT G. (6) (4) (4) OUTUT G. T 47 T 0 K igure 9. L168A Octoer
10 hilips emiconductors rogrmmle Logic Devices equencer devices The L179 The L179 is rchitecturlly similr to the L159A. The 3-tte enle, numer of product terms, flip-flop mode controls, register prelod, etc., re ll identicl to the L159A. The four dditionl inputs re the dominnt differentiting feture for this prt s compred to the L159A. As with the L159A, the L179 reset nd eset functions re controlled from the AND rry in 2 groups of 4 registers ech. The L179 is lso n octl prt. roviding the stte contents directly to the pin through 3-tte uffers llows counters nd other sequence genertors direct ccess to n sserted low octl us. ome design cretivity will generte positive ssertion through the pin inverters, for positive driven usses. Additionl input pins expnd the cpility of the prt eyond the L159A. Input comintions my e presented in wider formt, more fully decoded to the sequencer for fster rection nd less externl circuitry thn the L159A requires. O 0 31 I 0 I B 4 4 opies 2 opies J 8 K 8 opies LK igure 10. L179 Architecture Octoer
11 hilips emiconductors rogrmmle Logic Devices equencer devices The LU405 The LU405 is functionl superset of the LU105. It is lso much fster. The performnce of the LU405 hs een drmticlly improved reltive to the L105A. Aville in two speed versions, the operting frequencies ( 1 /t I + t KO ) rnge from 37 to 45MHz (minimum gurnteed frequency). The clock frequencies, or toggle rte of the flip-flops, re 50MHz nd 58.8MHz, respectively. The LU405 hs 16 more product terms nd two more uried stte registers thn the LU105. quipped with two independent clocks, it is prtitionle into two distinct stte mchines with independent clocks. And, it contins two independent omplement rrys, llowing full enefits over oth mchines. The LU405 cn e prtitioned s one lrge stte mchine (16s) with 64 ville p-terms using one clock nd 16 inputs or lterntely two stte mchines (8s ech) with independent clocks, shring 64 p-terms with 15 inputs in ny comintion the user desires. The omplement rrys cn e used to generte the else trnsition over ech stte mchine or lterntely used s NO gtes. They cn e coupled into ltch if needed. The Asynchronous reset option of the L105/167/168 rchitectures hs een replced with rogrmmle Initiliztion feture. Insted of reset to ll logic 1 s, the user cn customize the reset/eset pttern of ech individul register. When the INIT pin (in 19) is rised to logic 1, ll registers re preset/or reset. The clocks re inhiited (locked out) until the INIT signl is tken Low. Note tht in 19 lso controls the O function. ither Initiliztion or O is ville, ut not oth. A MO extension to the LU405 is hilips emiconductors L415, which is pin comptile nd functionl superset of the LU405 rchitecture. Octoer
12 hilips emiconductors rogrmmle Logic Devices equencer devices I I14 I/LK 7 0 LU405 ircuitry with dshed line is replicted four times. (16 JK flip-flops) J K J K 4 OI J K J 7 K 0 K INIT/O The uture is Here Now. ecent rchitecturl extensions re currently ville from hilips emiconductors. These include the L415 nd L42VA12. These igure 11. LU405 new uper equencers re ville now for high-end new designs. lese check the dt sheet section of this hndook for more informtion. ee lso the MO equencers section for more design exmples using the L415 nd the L42VA12. Octoer
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationChapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationMapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs
Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion
More informationThe Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the
The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationGRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM
GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys
More informationWE SERIES DIRECTIONAL CONTROL VALVES
WE SERIES DIRECTIONL CONTROL VLVES ISO4401 Size 03 ulletin 80340- DESIGNTION PGE Fetures nd Generl Description 3 Specifictions 4 Operting Limits 5 Tle of Contents Performnce Dt 6 Stndrd Models 7-8 Dimensions
More informationStandards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s)
Stndrds Overview (updted 7/31/17) 2017-2018 English III Louisin Student Stndrds y Collection Tech in Collection(s) Stndrd Numer Wording of Stndrd 1 2 3 4 5 6 Assessed on E.O.C. Test RL.1 RL.2 RL.3 RL.4
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationApplications to Transistors
CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING. Takao Nishitani. Tokyo Metropolitan University
ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING Tko Nishitni Tokyo Metropolitn University nishitni@eei.metro-u.c.jp ABSTRACT Possible DSP chip rchitecture with Ter-Opertions-Per - Second processing
More informationLOGICAL FOUNDATION OF MUSIC
LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationIntroduction. APPLICATION NOTE 712 DS80C400 Ethernet Drivers. Jun 06, 2003
Mxim > Design Support > Technicl Documents > Appliction Notes > Microcontrollers > APP 712 Keywords: DS80C400, ethernet drivers, ethernet controller, TCP/IP router, source code, MII, MAC, PHY, ethernet
More informationOutline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design
Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationVOCAL MUSIC I * * K-5. Red Oak Community School District Vocal Music Education. Vocal Music Program Standards and Benchmarks
INTEGRATIONS: CE=Creer Eduction; CM=Communiction Skills; GE=Glol Eduction; HOTS=Higher Order Thinking Skills; LS=Lerning & Studying; MCGF=Multiculturl/Gender Fir; T=Technology Vocl Music Progrm Stndrds
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationINPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER
APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or
More informationPRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:
Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)
More informationAnswers to Exercise 3.3 (p. 76)
Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to
More informationSoft Error Derating Computation in Sequential Circuits
Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu
More informationA New Concept of Providing Telemetry Data in Real Time
The Spce Congress Proceedings 1967 (4th) Spce Congress Proceedings Apr 3rd, 12: AM A New Concept of Providing Telemetry Dt in Rel Time John M. Bllock Pn Americn World Airwys, GMRD, Ptrick Air Force Bse,
More informationDRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?
Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationBefore Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.
Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite
More informationDS /211 ED SOLENOID OPERATED DIRECTIONAL CONTROL VALVE. Q max 150 l/min SERIES 12 SUBPLATE MOUNTING ISO (CETOP 05) p max 320 bar
41 310/211 ED DS5 SOLENOID OERED DIRECIONL CONROL VLVE SULE MOUNING ISO 4401-05 (CEO 05) p mx 320 r Q mx 150 l/min MOUNING INERFCE OERING RINCILE ISO 4401-05-04-0-05 (CEO 4.2-4-05-320) 21.4 6.3 16.7 3.2
More informationA Proposed Keystream Generator Based on LFSRs. Adel M. Salman Baghdad College for Economics Sciences
A Proposed Keystrem Genertor Bsed on LFSRs Adel M Slmn Bghdd College for Economics Sciences 1 2 2012 مجلة كلية بغداد للعلوم الاقتصادية الجامعة العدد الرابع و الثلاثون UAbstrct A strem cipher is system
More informationYour Summer Holiday Resource Pack: English
Messge Activity to Prents: Sheet The summer holidys re here! To help keep your child entertined, we ve put together Summer Holidy Resource Pck. It s een produced to reduce summer holidy lerning loss nd
More informationCorporate Logo Guidelines
Corporte Logo Guidelines The llpy logo Inspirtion The logo is inspired by llpy s commitment to the world of secure nd complete pyment services. The solid circle surrounding the nme represents bullet proof
More informationlookbook Corporate LG provides a wide-array of display options that can enhance your brand and improve communications campus-wide.
LG provides wide-rry of disply options tht cn enhnce your rnd nd improve communictions cmpus-wide. Fine-Pitch Indoor Direct-View LED displys nd Video Wlls in loies cn provide rethtking cnvs for your corporte
More informationDIGITAL EFFECTS MODULE OWNER'S MANUAL
DIGITL EFFECTS MODULE OWNER'S MNUL Introduction Thnk you for purchsing the DEP (bbrev For: Digitl Effects Processor) To tke full dvntge of the DEP's functions, nd to enjoy long nd trouble-free use, plese
More informationVISUAL IDENTITY GUIDE
VISUAL IDENTITY GUIDE contents Bsic Section Visul Identity System Bsic Prt Appliction Section Visul Identity System Appliction Prt 1.1 Logo System Design 1.1.1 Stndrd Color Grphics of The Logo 1.1.2 Stndrd
More informationInteractions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban
Interctions of Folk Melody nd Trnsformtionl (Dis)continuities in Chen Yi s B Bn John Roeder University of British Columi Chinese twelvetone composers ] vried esthetic principles re t the core of their
More informationExplosion protected add-on thermostat
Dt Sheet 605051 Pge 1/7 Explosion protected dd-on thermostt ATH-EXx type series Prticulrities 10 A contct rting cn be directly fitted in zone 1, 2, 21 nd 22 optionl -50 C used Control rnges from -20 to
More informationwalking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu-
Ir melody- is sung without its rhythm, it immeditely loses much of its essence. P-.bythm is s fundmentl to mu- sic s pitch, possibly even more so. Rhythm is built into our bodies s hertbets, or s the motion
More informationLAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2
LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 Dte: 15 Octoer 2018 Time: 2 hours Totl: 25 mrks SECTION C: ESSAY (15 MARKS) Write n essy out one of the given topics. Your essy should e
More informationLCD Data Projector VPL-S500U/S500E/S500M
LCD Dt Projector VPL-S500U/S500E/S500M Sony presents to you... In tody s world it is esy to crete n impctful nd colorful presenttion full of chrts grphics video clips nd nimtions. To deliver these effective
More information1. Connect the wall transformer to the mating connector on the Companion. Plug the transformer into a power outlet.
I/ PUTTIG THE QRP COMPAIO O THE AIR 1. Connect the wll trnsformer to the mting connector on the Compnion. Plug the trnsformer into power outlet. 2. Plug the cord lbeled 12 VDC OUTPUT into the QRP PLUS
More informationCOSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1
COC 243 equential Logic COC 243 (Computer Architecture) Lecture 5 - equential Logic 1 Overview Last Lecture This Lecture equential logic circuits ource: Chapter 11 (10 th edition) Next Lecture Computer
More informationMILWAUKEE ELECTRONICS NEWS
MILWAUKEE ELECTRONICS NEWS Q2 2017 Tecte Fcility Adds SMT Line IN THIS ISSUE Len Chngeovers 2 New SC Product Mgr. 2 HDI Chllenges Solved 3 About Milwukee Electronics Milwukee Electronics designs nd mnufctures
More information92.507/1. EYR 203, 207: novaflex universal controller. Sauter Systems
92.507/1 EYR 203, 207: novflex universl controller novflex, universl controller of the EY3600 fmily, is used in HVAC control systems. The EYR 203 hs totl of 18 inputs nd 10 outputs, while the EYR 207 hs
More informationHave they bunched yet? An exploratory study of the impacts of bus bunching on dwell and running times.
1 1 1 1 1 1 1 1 0 1 0 1 0 1 Hve they bunched yet? An explortory study of the impcts of bus bunching on dwell nd running times Dvid Verbich School of Urbn Plnning Fculty of Engineering McGill University
More informationAnimals. Adventures in Reading: Family Literacy Bags from Reading Rockets
Animls Adventures in Reding: Fmily Litercy Bgs from Reding Rockets Contents: Two books one fiction, one nonfiction Prent informtion sheet Three ctivity sheets Bookmrk Prent survey ADVENTURES IN READING
More informationREPEAT EXAMINATIONS 2004 SOLUTIONS
REPET EXMINTIONS 24 SOLUTIONS MODULE: EE Digital Electronics COURSE:.Eng. in Electronic Engineering (year ).Eng. in Info and Communications Engineering (year ).Eng. in Mechatronic Engineering (year 2).Eng.
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationTAU 2013 Variation Aware Timing Analysis Contest
TAU 2013 Vrition Awre Timing Anlysis Contest Debjit Sinh 1, Luís Guerr e Silv 2, Ji Wng 3, Shesh Rghunthn 4, Dileep Netrbile 5, nd Ahmed Shebit 6 1;5 IBM Systems nd Technology Group, 1 Hopewell Junction/
More informationPanel-mounted Thermostats
sles@jumo.co.uk info.us@jumo.net Dt Sheet 602010 Pge 1/7 Pnel-mounted Thermostts ETH Series Specil fetures Version ccording to DIN EN 14597 Pressure Equipment Directive 97/23/EC Brief description Pnel-mounted
More informationPro Series White Toner and Neon Range
WHEN YOU REGISTER YOUR PRODUCT Pro Series White Toner nd Neon Rnge Discover New Dimension in Colour printing for grment decortion, signge nd design Pro7411WT White Toner (CMYW) A4 printer Pro8432WT White
More informationEvaluation of the Suitability of Acoustic Characteristics of Electronic Demung to the Original Demung
Indin Journl of Science nd Technology, Vol 8(S7), 122 126, April 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 DOI: 10.17485/ijst/2015/v8iS7/64718 Evlution of the Suitility of Acoustic Chrcteristics
More informationCMST 220 PUBLIC SPEAKING
CMST 220 PUBLIC SPEKING RED G. METZGER, INSTRUCTOR OICE: RINIER 213 PHONE: 253-964-6659 fmetzger@pierce.ctc.edu O V E R V I E W PUBLIC SPEKING IS N OPPORTUNITY TO LOOK GOOD IN RONT O PEOPLE. LL YOUR LIE
More informationSynchronising Word Problem for DFAs
Synchronising Word Prolem for DFAs Automt Theory nd Computility Rghunndn M. A. Deprtment of Computer Science nd Automtion Indin Institute of Science, nglore rghunndn.m@gmil.com August 26, 2011 Tle of Contents
More informationMinimizing FPGA Reconfiguration Data at Logic Level
Southern Illinois University Crondle OpenSIUC Conferene Proeedings Deprtment of Eletril nd Computer Engineering 3-2006 Minimizing FPGA Reonfigurtion Dt t Logi Level Krishn Rghurmn Southern Illinois University
More informationPhosphor: Explaining Transitions in the User Interface Using Afterglow Effects
Phosphor: Explining Trnsitions in the User Interfce Using Afterglow Effects Ptrick Budisch, Desney Tn, Mxime Collom, Dn Roins, Ken Hinckley, Mneesh Agrwl, Shengdong Zho, Gonzlo Rmos To cite this version:
More informationDepartment of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 28. Setting Up the Projector 15
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Prts nd Functions... 8 Projector Prts - Front/Side... 8 Projector Prts - Top/Side... 9 Projector Prts -
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationSeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1
G N I K N I THmily TrHeeT FSTRAIG SeSSION 9 This session is dpted from the work of Dr.Gry O Reilly, UCD Session 9 Thinking Stright Pge 1 Lerning Objectives ful thinking tht To look t how we cn spot unhelp
More informationEfficient Building Blocks for Reversible Sequential
Effiient Building Bloks for Reversile Sequentil Ciruit Design Siv Kumr Sstry Hri Shym Shroff Sk. Noor Mhmmd V. Kmkoti Reonfigurle nd Intelligent Systems Engineering Group, Deprtment of Computer Siene nd
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationReproducible music for 3, 4 or 5 octaves handbells or handchimes. by Tammy Waldrop. Contents. Performance Suggestions... 3
eproducible Spring ing! eproducible music for, or octves hndbells or hndchimes by Tmmy Wldrop Contents Performnce Suggestions... The Gtheing... Esily memorized, surround sound, to strt off ny event. L+
More informationFlip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C
P517/617 Lec10, P1 eview from last week: Flip-Flops: asic counting unit in computer counters shift registers memory Example: S flip-flop or eset-set flip-flop Flip-flops, like logic gates are defined by
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationContents 2. Notations Used in This Guide 7. Introduction to Your Projector 8. Using Basic Projector Features 34. Setting Up the Projector 17
User's Guide Contents 2 Nottions Used in This Guide 7 Introduction to Your Projector 8 Projector Fetures... 9 Long-life Lser Light Source... 9 Quick nd Esy Setup... 9 Esy Wireless Projection... 9 Projecting
More information4.25-GBPS CABLE AND PC BOARD EQUALIZER
TLK4201E 4.25-GBPS CBLE ND PC BORD EQULIZER SLLS719 PRIL 2006 FETURES Multirate Operation up to 4.25 Gbps Compensates up to 12 db Loss at 2.1 GHz Suitable to Receive 4.25 Gbps Data Over up to 36 Inches
More informationChapter 9 Counters. Clock Edge Output Q 2 Q 1 Q
hapter 9 ounters 9. Introduction ounters are devices which have a LOK input and produce n outputs. ounters consist of flip-flops connected together in specific ways such that on each clock edge the output
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationPage 1) 7 points Page 2) 16 points Page 3) 22 points Page 4) 21 points Page 5) 22 points Page 6) 12 points. TOTAL out of 100
EE3701 Dr. Gugel Spring 2014 Exam II ast Name First Open book/open notes, 90-minutes. Calculators are permitted. Write on the top of each page only. Page 1) 7 points Page 2) 16 points Page 3) 22 points
More informationThe NOR latch is similar to the NAND latch
5-2 NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q outputs are reversed. The set and clear inputs are active high, that is, the output will change when the input is pulsed
More informationYour KIM. characters, along with a fancy. includes scrolling, erase to end of screen, full motions, and the usual goodies. The
Don Lncster SYNERGETCS A TVT For Your KM... t price you won't believe Here is the gret hppening in TVT technology you hve long been witing for. Tke smll, single-sided PC crd with SX integrted circuits
More informationPage 1. Some Definitions. Chapter 3: Sequential Logic. Sequential Logic. The Combinational Logic Unit. A NOR Gate with a Lumped Delay
3- hapter 3 equential Logic hapter 3: equential Logic 3-2 hapter 3 equential Logic ome efinitions r. Tim McGuire am Houston tate University ased on notes by Miles Murdocca ombinational logic: a digital
More informationHow to Design a Sequential Counter
How to Design a Sequential ounter harles. ameron, DR, USN January 6, 2005 ontents 1 Introduction 2 2 Specifying the ount Sequence 2 3 Generating a State Table 2 4 Minimizing the Logic Using Karnaugh Maps
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationexpand their agricultural operations. The Friends were delighted to hear how a
Oregon tte niversity Librries, Volume 5, Number 3 expnd their griculturl opertions. The Friends were delighted to her how locl entrepreneur used the O Librry to find importnt informtion in support of locl
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops
DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 0 Experiment - Latches and Flip-Flops Objectives:. To implement an RS latch memory element. To implement a JK
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationmonths ending June 30th 2001 Innovators in image processing
101010011010 110101101 101010011 111101110101101111 1010100 1111011101011011111011101 011111011101011011111011101 110111110111010110111 010 Six 11010 1011101 11011111011101111 11011101 months ending June
More informationarxiv: v2 [cs.sd] 13 Dec 2016
Towrds computer-ssisted understnding of dynmics in symphonic music rxiv:1612.02198v2 [cs.sd] 13 Dec 2016 Mrten Grchten 1, Crlos Edurdo Cncino-Chcón 2, Thssilo Gdermier 2 nd Gerhrd Widmer 1,2 1 Deprtment
More informationNotations Used in This Guide
User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. The indictions nd their mening re s follows. Mke
More information3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 Flip-Flops Flip-flops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 29. Setting Up the Projector 16
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationTHE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS WITH 0B4 yr 1 BETWEEN DECLINATIONS 47 AND 00
The Astronomicl Journl, 130:1658 1679, 2005 October # 2005. The Americn Astronomicl Society. All rights reserved. Printed in U.S.A. A THE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationlookbook Higher Education
Higher Eduction Higher Eduction Introduction Your digitl signge success hinges on creting unique nd integrted cmpus experience for students, fculty, lumni nd visitors. The ever-expnding rnge of solutions
More informationPredicted Movie Rankings: Mixture of Multinomials with Features CS229 Project Final Report 12/14/2006
Predicted ovie Rnkings: ixtre of ltinomils with Fetres CS229 Project Finl Report 2/4/2006 Introdction H Ji Chew Dimitris Economo Rlene Yng hji@stnford.ed dimeco@stnford.ed rlene@stnford.ed The Netflix
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationFor public transport information phone Bus 415. Easy access on all buses. Middleton Alkrington Middleton Junction Chadderton Oldham
From 23 April Minor timetble chnges to Mondy to Sturdy dytime journeys. Dytime journeys on Sundys nd public holidys re now run by Stgecoch Bus Esy ccess on ll buses Alkrington Junction Chdderton Oldhm
More information1 --FORMAT FOR CITATIONS & DOCUMENTATION-- ( ) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS!
1 --FORMAT FOR CITATIONS & DOCUMENTATION-- (2014-2015) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS! -----SEE LAST PAGE FOR SUMMARIES AND PARAPHRASES----- Tle of Contents 1. Source
More informationPitch I. I. Lesson 1 : Staff
Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five
More informationCounter/timer 2 of the 83C552 microcontroller
INTODUCTION TO THE 83C552 The 83C552 is an 80C51 derivative with several extended features: 8k OM, 256 bytes AM, 10-bit A/D converter, two PWM channels, two serial I/O channels, six 8-bit I/O ports, and
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More information