EE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures
|
|
- Abel Johnson
- 5 years ago
- Views:
Transcription
1 EE260: igital esig, prig 208 4/3/8 EE 260: Itroductio to igital esig equetial Logic Elemets ao Zheg epartmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa equetial ircuits ombiatioal Logic: Output depeds oly o curret iput Able to perform useful operatios (add/subtract/multiply/ ) equire cascadig of may structures ostly ad iflexible equetial ircuits (cot.) equetial ircuits (cot.) equetial Logic: Output depeds ot oly o curret iput but also o past iput values tore iformatio betwee operatios (o eed for cascadig) Need some type of memory to remember the past iput values ircuits that we have leared so far Iformatio torig ircuits Timed tates equetial Logic: ocept equetial Logic circuits remember past iputs ad past circuit state. Outputs from the system are fed back as ew iputs (usually with delay). The storage elemets are circuits that are capable of storig biary iformatio: memory. ychroous vs. Asychroous machies There are two types of sequetial circuits: ychroous (latch mode) sequetial circuit: the behavior ca be defied from kowledge of its sigal at discrete istats of time. This type of circuits achieves sychroizatio by usig a timig sigal called the clock. Asychroous (fudametal mode) sequetial circuit: the behavior is depedet o the order of iput sigal chages over cotiuous time, ad output ca chage at ay time (clockless). hapter 0: equetial Logic Elemets
2 EE260: igital esig, prig 208 4/3/8 lock igal ychroous equetial ircuits: Flip flops as state memory lock geerator: Periodic trai of clock pulses ifferet duty cycles The flip-flops receive their iputs from the combiatioal circuit ad also from a clock sigal with pulses at fixed itervals of time, as show i the timig diagram. torig Elemets iscrete Evet imulatio a t chage the stored value! Iverters I order to uderstad the time behavior of a sequetial circuit we use discrete evet simulatio. ules: Gates modeled by a ideal (istataeous) fuctio ad a fixed gate delay Ay chage i iput values is evaluated to see if it causes a chage i output value hages i output values are scheduled for the fixed gate delay after the iput chage At the time for a scheduled output chage, the output value is chaged alog with ay iputs it drives uffers imulated NAN Gate Example: A 2-Iput NAN gate with a 0.5 s. delay: F(Istataeous) A ELA 0.5 s. F Assume A ad have bee for a log time At time t=0, A chages to a 0 at t= 0.8 s, back to. Gate elay Models uppose gates with delay s are represeted for = 0.2 s, = s, = 0.5 s, respectively: t (s) A F(I) F ommet 0 0 A== for a log time 0 Þ 0 Ü 0 0 F(I) chages to Ü 0 F chages to after a 0.5 s delay 0.8 Ü 0 Þ 0 F(Istataeous) chages to Þ 0 F chages to 0 after a 0.5 s delay hapter 6: equetial ircuits 3-Apr-8 PJF hapter 0: equetial Logic Elemets 2
3 EE260: igital esig, prig 208 4/3/8 ircuit elay Model osider a simple 2-iput multiplexer: With fuctio: 0.2 = A for = 0.5 = for = 0 A A Glitch is due to delay of iverter What if A coected to? ircuit becomes: With fuctio: = for =, ad (t) depedet o (t 0.9) for = 0 torig tate 0.2 The simple combiatioal circuit has ow become a sequetial circuit because its output is a fuctio of a time sequece of iput sigals. is stored value i shaded area 0.5 torig tate (otiued) imulatio example as iput sigals chage with time. hages occur every 00 s, so that the teths of s delays are egligible. Time ommet 0 0 remembers 0 = whe = 0 Now remembers = for = No chage i whe chages 0 0 = whe = remembers = 0 for = No chage i whe chages represet the state of the circuit, ot just a output. torig tate (otiued) uppose we place a iverter i the feedback path. 0.2 The followig behavior results: The circuit is said ommet to be ustable. 0 0 = whe = For = 0, the circuit has become 0 Now remembers A what is called a oscillator. a be 0 0,. s later used as crude clock. 0,. s later 0 0,. s later latch (NO versio) -- : set-reset, bistable elemet with two extra iputs; ote the udefied output for ==. -- eadig the logic: = (+ ) ; = (+) ==?? Udefied output, because Whe ==, both outputs go to zero. If both iputs ow go to 0, the state of the flip flop is depeds o which iput remais a loger before makig trasitio to 0. Hece, udefied state. MUT be avoided. hapter 0: equetial Logic Elemets 3
4 EE260: igital esig, prig 208 4/3/8 Latch (NAN versio) Latch (NAN versio) et et 0 Hold X NAN X NAN Latch (NAN versio) Latch (NAN versio) et 0 eset 0 Hold et 0 eset 0 Hold 0 Hold X NAN X NAN Latch (NAN versio) Latches 0 0 X NAN isallowed 0 0 et 0 0 eset 0 Hold 0 Hold hapter 0: equetial Logic Elemets 4
5 EE260: igital esig, prig 208 4/3/8 Latch with lock sigal Latch with lock sigal (cot.) LK Latch is sesitive to iput chages ONL whe = LK tore eset et 0 0 isallowed X X tore Latch Latch (cot.) Oe way to elimiate the udesirable idetermiate state i the flip flop is to esure that iputs ad are ever simultaeously. This is doe i the latch: LK LK X LK tore 0 0 eset 0 0 et isallowed X X tore Latch with Trasmissio Gates = à TG closes ad TG2 opes à = ad = =0 à TG opes ad TG2 closes à Hold ad 2 Flip-Flops Latches are trasparet (= ay chage o the iputs is see at the outputs immediately). This causes sychroizatio problems! olutio: use latches to create flip-flops that ca respod (update) ONL o PEIFI times (istead of AN time). hapter 0: equetial Logic Elemets 5
6 EE260: igital esig, prig 208 4/3/8 Alteratives i FF choice Type of FF JK Type of triggerig Utriggered (asychroous) Level-triggered (=) Edge-triggered (risig or fallig edge of ) Master-lave FF cofiguratio usig latches Eables level-triggered behavior Master-lave FF cofiguratio usig latches (cot.) Master-lave J-K Flip-Flop LK tore 0 0 eset 0 0 et isallowed X X tore Whe =, master is eabled ad stores ew data, slave stores old data. Whe =0, master s state passes to eabled slave (=), master ot sesitive to ew data (disabled). Flip-Flop Problem The chage i the flip-flop output is delayed by the pulse width which makes the circuit slower ad/or are permitted to chage while = uppose = 0 ad goes to ad the back to 0 with remaiig at 0 The master latch sets to A is trasferred to the slave uppose = 0 ad goes to ad back to 0 ad goes to ad back to 0 The master latch sets ad the resets A 0 is trasferred to the slave Flip-Flop olutio Use edge-triggerig istead of master-slave A edge-triggered flip-flop igores the pulse while it is at a costat level ad triggers oly durig a trasitio of the clock sigal Edge-triggered flip-flops ca be built directly at the electroic circuit level, or A master-slave flip-flop which also exhibits edgetriggered behavior ca be used. hapter 0: equetial Logic Elemets 6
7 EE260: igital esig, prig 208 4/3/8 Edge-triggered Flip-Flops Attach level-triggered to level-triggered, usig complemeted clocks. -Type Positive Edge-Triggered Flip-Flop: Positive-Edge Triggered Flip-Flop Formed by addig iverter to clock iput chages to the value o applied at the positive clock edge withi timig costraits to be specified Our choice as the stadard flip-flop for most sequetial circuits Positive Edge-Triggered J-K Flip-Flop tadard Graphics ymbols Latches -latch -latch -latch with = -latch with =0 tadard Graphics ymbols (cot.) tadard Graphics ymbols (cot.) Master-lave Flip Flops Edge-triggered Flip Flops J K J K J K J K Triggered Triggered Triggered JK Triggered JK Triggered Triggered Triggered JK Triggered JK hapter 0: equetial Logic Elemets 7
8 EE260: igital esig, prig 208 4/3/8 haracteristic Tables efies the logical properties of a flip-flop (such as a truth table does for a logic gate). (t) preset state at time t (t+) ext state at time t+ haracteristic Tables (cot.) JK Flip-Flop J K (t+) Operatio 0 0 (t) No chage/hold 0 0 eset 0 et (t) omplemet haracteristic Tables (cot.) Flip-Flop (t+) Operatio 0 0 (t) No chage/hold 0 0 eset 0 et? Udefied/Ivalid haracteristic Tables (cot.) Flip-Flop (t+) Operatio 0 0 et eset haracteristic Equatio: (t+) = (t) haracteristic Tables (cot.) T Flip-Flop T (t+) Operatio 0 (t) Hold (t) omplemet Obtaied by JK Flip-Flop with J=K=T haracteristic Equatio: (t+) = T (t) + T(t) irect Iputs At power up or at reset, all or part of a sequetial circuit usually is iitialized to a kow state before it begis operatio This iitializatio is ofte doe outside of the clocked behavior of the circuit, i.e., asychroously. irect ad/or iputs that cotrol the state of the latches withi the flip-flops are used for this iitializatio. For the example flip-flop show 0 applied to resets the flip-flop to the 0 state 0 applied to sets the flip-flop to the state hapter 0: equetial Logic Elemets 8
9 EE260: igital esig, prig 208 4/3/8 Asychroous et/eset Asychroous et/eset (cot.) May times it is desirable to asychroously (i.e., idepedet of the clock) set or reset FFs. Example: At power-up to that we ca start from a kow state. Asychroous set == direct set == Preset Asychroous reset == direct reset == lear J K IEEE stadard graphics symbol for JK- FF with direct set & reset idicates that cotrols all other iputs whose label starts with. I this case, cotrols J ad K. Fuctio Table J K (t+) 0 X X X Preset 0 X X X 0 lear 0 0 X X X Udefied 0 0 (t) Hold 0 0 eset 0 et (t) -- omplemet Flip-Flop Timig Parameters Flip-Flop Timig Parameters (cotiued) t s - setup time t h - hold time t w - clock pulse width t px - propagatio delay t PHL - High-to- Low t PLH - Low-to- High t pd - max (t PHL, t PLH ) t s - setup time Master-slave - Equal to the width of the triggerig pulse Edge-triggered - Equal to a time iterval that is geerally much less tha the width of the the triggerig pulse t h - hold time - Ofte equal to zero t px - propagatio delay ame parameters as for gates except Measured from clock edge that triggers the output chage to the output chage hapter 0: equetial Logic Elemets 9
Chapter 7 Registers and Register Transfers
Logic ad Computer Desig Fudametals Chapter 7 Registers ad Register Trasfers Part 2 Couters, Register Cells, Buses, & Serial Operatios Charles Kime & Thomas Kamiski 28 Pearso Educatio, Ic (Hyperliks are
More informationRead Only Memory (ROM)
ECE 545 igital System esig with VHL Lecture A igital Logic Reresher Part A Combiatioal Logic Buildig Blocks Cot. Problem 2 What is a size o ROM with a 4-bit address iput ad a 8-bit data output? What is
More informationLogistics We are here. If you cannot login to MarkUs, me your UTORID and name.
Logistics We are here 8 Week If you caot logi to arkus, email me your UTORID ad ame. heck lab marks o arkus, if it s recorded wrog, cotact Larry withi a week after the lab. Quiz average: 8% Assembly Laguage
More informationSequential Circuits. Introduction to Digital Logic. Course Outline. Overview. Introduction to Digital Logic. Introduction to Sequential Circuits
Introduction to igital Logic Prof. Nizamettin IN naydin@yildiz.edu.tr naydin@ieee.org ourse Outline. igital omputers, Number ystems, rithmetic Operations, ecimal, lphanumeric, and Gray odes 2. inary Logic,
More information6. Sequential Logic Flip-Flops
ection 6. equential Logic Flip-Flops Page of 5 6. equential Logic Flip-Flops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationChapter 6 Sequential Circuits
Overview Logic and omputer esign Fundamentals hapter 6 equential ircuits Part torage Elements and equential ircuit nalysis pring 4 Part - torage Elements and nalysis Introduction to sequential circuits
More informationOverview of Chapter 4
Overview of hapter 4 Types of equential ircuits torage Elements Latches Flip-Flops equential ircuit nalysis tate Tables tate iagrams equential ircuit esign pecification ssignment of tate odes Implementation
More informationDIGITAL SYSTEM DESIGN
DIGITAL SYSTEM DESIGN Buildig Block Circuit Rather tha buildig ytem at the gate level, ofte digital ytem are cotructed from higher level, but till baic, buildig block circuit. Multiplexer, decoder, flip-flop,
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationDigital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches
igital Fundamentals Tenth Edition Floyd hapter 7 2009 Pearson Education, Upper 2008 Pearson Saddle iver, Education N 07458. All ights eserved A latch is a temporary storage device that has two stable states
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More information12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback
2/3/2 Overview 2-atches and Flip Flops Text: Unit equential Circuits et/eset atch Flip-Flops ECEG/IC 2 igital Operations and Computations Winter 2 r. ouie 2 equential Circuits equential circuits: Output
More informationLine numbering and synchronization in digital HDTV systems
Lie umberig ad sychroizatio i digital HDTV systems D. (VURT) I cotrast to aalogue televisio systems where lie umberig is covetioally liked to the vertical sychroizatio, digital televisio offers the possibility
More informationChapter 11 Latches and Flip-Flops
Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationImage Intensifier Reference Manual
Image Itesifier Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationProblems with D-Latch
Problems with -Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More information3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 Flip-Flops Flip-flops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationChapter 5 Sequential Circuits
Logic and omputer esign Fundamentals hapter 5 Sequential ircuits Part - Storage Elements Part Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks
More informationUNIT 11 LATCHES AND FLIP-FLOPS
UNIT 11 LATCHE AN FLIP-FLOP pring 2011 Latches and Flip-Flops 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop J-K flip-flop T flip-flop Flip-flops with additional inputs eading
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationDigital Fundamentals
igital Fundamentals Tenth Edition Floyd Chapter 7 Modified by Yuttapong Jiraraksopakun Floyd, igital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Summary Latches A latch is a temporary
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationSwitching Circuits & Logic Design
witching Circuits & Logic esign Jie-Hong oland Jiang 江介宏 epartment of Electrical Engineering National Taiwan University Fall 24 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More informationFundamentals of Computer Systems
Fundamentals of omputer Systems Sequential Logic Martha A. Kim olumbia University Spring 2016 1/1 2/1 Bistable Elements Equivalent circuits; right is more traditional. Two stable states: 0 1 1 0 3/1 S
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationBasis of sequential circuits: the R-S latch
equential logic Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements) ynchronous sequential logic state changes occur in lock step
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationPRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs
Asynchronous Preset and Clear Inputs The S-R, J-K and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:
More informationWeek 4: Sequential Circuits
Week 4: equential ircuits omething to consider omputer specs use terms like 8 GB of AM and 2.2GHz processors. ú What do these terms mean? AM = andom Access Memory; 8GB = 8 billion ints 2.2 GHz = 2.2 billion
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationSTx. Compact HD/SD COFDM Transmitter. Features. Options. Accessories. Applications
Compact HD/SD COFDM Trasmitter Features SD ad HD ecodig 200mW RF output power Optimized for size Superior broadcast grade video Wide selectio of video iputs MPEG-4 Part-10/H.264 Two moo audio chaels Very
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationENGR 303 Introduction to Logic Design Lecture 10. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College
ENG 33 Introduction to Logic esign Lecture r. Chuck Brown Engineering and Computer Information cience Folsom Lake College Outline for Todays Lecture equential Circuits Latches egisters Flip-Flops ENG 33
More informationChapter 8 Sequential Circuits
Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Summer 2016 State-Holding Elements Bistable Elements S Latch Latch Positive-Edge-Triggered Flip-Flop Flip-Flop with
More informationPGT104 Digital Electronics. PGT104 Digital Electronics
1 Part 5 Latches, Flip-flop and Timers isclaimer: Most of the contents (if not all) are extracted from resources available for igital Fundamentals 10 th Edition 2 Latches A latch is a temporary storage
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops
Introduction to igital Logic Missouri S&T University CPE 2210 Flip-Flops Egemen K. Çetinkaya Egemen K. Çetinkaya epartment of Electrical & Computer Engineering Missouri University of Science and Technology
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationAgenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters
EE26: igital esign, Spring 28 4/8/8 EE 26: Introduction to igital esign ounters and Registers Yao Zheng epartment of Electrical Engineering University of Hawaiʻi at Mānoa Agenda ounters Introduction: ounters
More informationSwitching Circuits & Logic Design
Switching Circuits & Logic Design Jie-Hong oland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 22 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationCHAPTER 1 LATCHES & FLIP-FLOPS
CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More information2 Specialty Application Photoelectric Sensors
SMARTEYE X-PRO XP10 XP10 -- Extremely High Speed Sesor 2 Specialty Applicatio Photoelectric Sesors 2-119 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE X-PRO XP10 Extremely High Speed (10µs) Photoelectric
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationLast time, we saw how latches can be used as memory in a circuit
Flip-Flops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,
More informationFE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1
FE REVIEW LOGIC The AD gate f A, B AB The AD gates output will achieve its active state, ACTIVE HIGH, when BOTH of its inputs achieve their active state, ACTIVE E HIGH. A B AB f ( A, B) AB m (3) The OR
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationChapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic
12.12.216 Chapter 5 Flip Flops Dr.-ng. Stefan Werner /14 Table of content Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays Chapter 3: Karnaugh-Veitch-Maps Chapter 4: Combinational
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More information! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 State-Holding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationSequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationMUX AND FLIPFLOPS/LATCHES
MUX AN FLIPFLOPS/LATCHES BY: SURESH BALPANE Multiplexers 2:1 multiplexer chooses between two inputs S 1 0 Y 0 X 0 0 0 0 0 X 1 1 1 0 X 0 1 1 X 1 1 1 S Y @BALPANECircuits and Slide 2 Gate-Level Mux esign
More informationSequential Circuits. Sequential Logic. Circuits with Feedback. Simplest Circuits with Feedback. Memory with Cross-coupled Gates.
equential Logic equential Circuits equential Circuits imple circuits with feedback Latches Edge-triggered flip-flops Timing Methodologies Cascading flip-flops for proper operation Clock skew Basic egisters
More informationLatches and Flip-Flops UNIT 11 LATCHES AND FLIP-FLOPS. How to Remember the Past? Recap: Two Types of Switching Circuits. Iris Hui-Ru Jiang Spring 2010
atches and Flip-Flops UNI ACHE AN FI-FO 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop - flip-flop flip-flop Flip-flops with additional inputs eading Unit Iris Hui-u iang pring
More informationName Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationRangkaian Sekuensial. Flip-flop
Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.
More informationOutputs Combinational circuit. Next state. Fig. 4-1 Block Diagram of a Sequential Circuit
4- Inputs Outputs ombinational circuit Next state Storage elements Present state Fig. 4- Block Diagram of a Sequential ircuit 2 Prentice Hall, Inc. 4-2 (a) t pd (b) t pd 2 t pd (d) 2 t pd (c) t pd Fig.
More information2 Specialty Application Photoelectric Sensors
SMARTEYE STEALTH-UV Lumiescet Sesor 2 Specialty Applicatio Photoelectric Sesors 2-87 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV The SMARTEYE STEALTH-UV Lumiescece Sesor The SMARTEYE
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationPolychrome Devices Reference Manual
Polychrome Devices Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationgive sequence to events have memory (short-term) use feedback from output to input to store information
Chapter 3 :: equential Logic esign Chapter 3 :: Topics igital esign and Computer Architecture avid Money Harris and arah L. Harris Introduction Latches and Flip-Flops ynchronous Logic esign Finite tate
More informationALGORITHMS IN HW EECS150 ALGORITHMS IN HW. COMBINATIONAL vs. SEQUENTIAL. Sequential Circuits ALGORITHMS IN HW
LGOITHM HW EEC150 ection 2 Introduction to equential Logic Fall 2001 pproach #2: Combinational divide & conquer a[0] a[1] a[1022] a[1023] MX MX MX 512 + 256 + K+ 1 = 1023 blocks Each MX block has: 64 s;
More informationTraversing Digital Design. EECS Components and Design Techniques for Digital Systems. Lec 22 Sequential Logic - Advanced
Traversing igital esign EEC 5 - Components and esign Techniques for igital ystems EEC5 wks 6-5 Lec 22 equential Logic - Advanced avid Culler Electrical Engineering and Computer ciences University of California,
More informationEEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과
EEE235 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 . Delay and Latches ) Signal Storage a. as voltage level static memory b. as charges dynamic memory 2) Delays
More information2 Specialty Application Photoelectric Sensors
SMARTEYE STEALTH-UV Lumiescece Sesor 2 Specialty Applicatio Photoelectric Sesors 2-87 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV The SMARTEYE STEALTH-UV Lumiescece Sesor The SMARTEYE
More informationVoice Security Selection Guide
Voice Security Selectio Guide Hoppig Code Voice Iversio with ANI Voice Security Frequecy Domai Split-bad Voice Iversio Double Iversio Radio Ecryptio Rollig Code Voice Scramblers Rollig Double Iversio Frequetly
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationECE 3401 Lecture 12. Sequential Circuits (II)
EE 34 Lecture 2 Sequential ircuits (II) Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationSEQUENTIAL LOGIC. Sequential Logic
EUENTIAL LOGIC equential Logic FF s LOGIC t p,comb 2 storage mechanisms positive feedback charge-based Flip-Flop: Timing efinitions t t setup thold ATA TABLE t t pff ATA TABLE t Maximum Clock Frequency
More information2 Specialty Application Photoelectric Sensors
SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor 2 Specialty Applicatio Photoelectric Sesors 2-93 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More informationECE 3401 Lecture 11. Sequential Circuits
EE 3401 Lecture 11 Sequential ircuits Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More information