Give sequence to events Have memory y( (short-term) Use feedback from output to input to store information
|
|
- Annabel Maxwell
- 6 years ago
- Views:
Transcription
1 Chapter 3 :: equential Logi esign igital esign and Computer Arhiteture avid Money Harris and arah L. Harris Chapter 3 :: Topis Introdution Lathes and Flip-Flops ynhronous Logi esign Finite tate Mahines Timing of equential Logi Parallelism Copyright 27 Elsevier 3-<> Copyright 27 Elsevier 3-<2> Introdution Outputs of sequential logi depend on urrent and prior input values it has memory. ome definitions: tate: all the information about a iruit neessary to explain its future behavior Lathes and flip-flops: state elements that store one bit of state ynhronous sequential iruits: ombinational logi followed by a bank of flip-flops equential Ciruits Give sequene to events Have memory y( (short-term) Use feedbak from output to input to store information Copyright 27 Elsevier 3-<3> Copyright 27 Elsevier 3-<4>
2 tate Elements Bistable Ciruit The state of a iruit influenes its future behavior tate elements store state Bistable iruit Lath Lath Fli Flip-flop Fundamental building blok of other state elements Two outputs:, No inputs I2 I I I2 Copyright 27 Elsevier 3-<5> Copyright 27 Elsevier 3-<6> Bistable Ciruit Analysis (et/eset) Lath Consider the two possible ases: = : then = and = (onsistent) I Lath N I2 = : then = and = (onsistent) I I2 Bistable iruit stores bit of state in the state variable, (or ) But there are no inputs to ontrol the state Copyright 27 Elsevier 3-<7> N2 Consider the four possible ases: =, = =, = =, = =, = Copyright 27 Elsevier 3-<8> 2
3 Lath Analysis Lath Analysis =, = : = +? = = + = N =, = : = +? =? Not enough info = +? =? not enough info eset to N2 Can t resolve without knowing the old value of =, = : = +? =? not enough info = +? = now = + = et to N N2 Copyright 27 Elsevier 3-<9> Copyright 27 Elsevier 3-<> Lath Analysis Lath Analysis =, = : then = prev and = prev prev = prev = N N2 remembers its previous value (state) This is a way to build memory N N2 =, = : = +? = = + = invalid state: NOT on t try setting and resetting at the same time! N N2 Copyright 27 Elsevier 3-<> Copyright 27 Elsevier 3-<2> 3
4 Lath ymbol stands for et/eset Lath tores one bit of state () Control what value is being stored with, inputs et:make the output ( =, =, = ) eset: Make the output ( =, =, = ) Lath ymbol Must do something to avoid invalid state (when = =) Copyright 27 Elsevier 3-<3> Lath Two inputs:, : ontrols when the output hanges (the data input): ontrols what the output hanges to Funtion When =, passes through to (the lath is transparent) When =, holds its previous value (the lath is opaque) Avoids invalid ase when NOT Lath ymbol Copyright 27 Elsevier 3-<4> Lath Internal Ciruit Flip-Flop X X prev prev Copyright 27 Elsevier 3-<5> Two inputs:, Funtion The flip-flop flop samples on the rising edge of When rises from to, passes through to Otherwise, holds its previous value hanges only on the rising edge of A flip-flop is alled an edge-triggered devie beause it is ativated on the lok edge Flip-Flop ymbols Copyright 27 Elsevier 3-<6> 4
5 Flip-Flop Internal Ciruit Flip-Flop vs. Lath Two bak-to-bak lathes (L and L2) ontrolled by omplementary loks When = L is transparent L2 is opaque passes through to N When = N L2 is transparent L L2 L is opaque N passes through to Thus, on the edge of the lok (when rises from ) passes through to (lath) (flop) (flop) Copyright 27 Elsevier 3-<7> Copyright 27 Elsevier 3-<8> egisters Enabled Flip-Flops 3: 4 4 3: Inputs:,, EN The enable input (EN) ontrols when new data () is stored Funtion EN = passes through to on the lok edge EN = the flip-flop retains its previous state EN Internal Ciruit ymbol EN Copyright 27 Elsevier 3-<9> Copyright 27 Elsevier 3-<2> 5
6 esettable Flip-Flops Inputs:,, eset Funtion: eset = is fored to eset = the flip-flop behaves like an ordinary flip-flop ymbols eset r esettable Flip-Flops Two types: ynhronous: resets at the lok edge only Asynhronous: resets immediately when eset = Asynhronously resettable flip-flop requires hanging the internal iruitry of the flip-flop (see Exerise 3.) ynhronously resettable flip-flop? eset Internal Ciruit Copyright 27 Elsevier 3-<2> Copyright 27 Elsevier 3-<22> ettable Flip-Flops Inputs:,, et Funtion: et = is set to et = the flip-flop behaves like an ordinary flip-flop ymbols equential Logi equential iruits: all iruits that aren t ombinational A problemati iruit: X Y Z This iruit has no inputs and -3 outputs X Y Z time (ns) et s Copyright 27 Elsevier 3-<23> Copyright 27 Elsevier 3-<24> 6
7 equential Logi equential iruits: all iruits that aren t ombinational A problemati iruit: X Y Z This iruit has no inputs and -3 outputs It is an astable iruit that osillates Its period depends on the delay of the inverters whih depends on the manufaturing proess, temperature, et The iruit has a yli path: output fed bak to input X Y Z time (ns) ynhronous equential Logi esign Breaks yli paths by inserting registers These registers ontain the state of the system The state t hanges at the lok edge, so we say the system is synhronized to the lok ules of synhronous sequential iruit omposition: Every iruit element is either a register or a ombinational iruit At least one iruit element is a register All registers reeive the same lok signal Every yli path ontains at tleast one register Two ommon synhronous sequential iruits Finite tate Mahines (FMs) Pipelines Copyright 27 Elsevier 3-<25> Copyright 27 Elsevier 3-<26> Finite tate Mahine (FM) Finite tate Mahines (FMs) Consists of: tate register that tores the urrent state and Loads the next state at the lok edge Next tate Current tate Next state is determined by the urrent state and the inputs Two types of finite state mahines differ in the output logi: Moore FM: outputs depend only on the urrent state Mealy FM: outputs depend on the urrent state and the inputs Combinational logi that Computes the next state Computes the outputs Next tate Logi Copyright 27 Elsevier 3-<27> C L Output Logi C L Next tate Outputs M inputs M inputs next state logi next state logi Moore FM next k k state state Mealy FM next k state k state output logi output logi N outputs N outputs Copyright 27 Elsevier 3-<28> 7
8 Finite tate Mahine Example FM Blak Box Traffi light ontroller Traffi sensors: T A, (TUE when there s traffi) Lights: L A, L B ining Hall Aademi Labs L A T A Bravado L B LA T A L B Ave. orms Inputs:, eset, T A, Outputs: L A, L B T A Traffi Light Controller L A L B Blvd. Fields eset Copyright 27 Elsevier 3-<29> Copyright 27 Elsevier 3-<3> FM tate Transition iagram FM tate Transition iagram Moore FM: outputs labeled in eah state tates: Cirles eset Transitions: Ars L A : green L B : red Moore FM: outputs labeled in eah state tates: Cirles T eset A Transitions: Ars L A : green L B : red T A L A : yellow L B : red 3 L A : red L B : yellow 2 L A : red L B : green Copyright 27 Elsevier 3-<3> Copyright 27 Elsevier 3-<32> 8
9 FM tate Transition Table FM Enoded tate Transition Table Current tate Inputs Next tate T A ' X X X X 2 2 X 3 2 X 2 3 X X Copyright 27 Elsevier 3-<33> Current tate Inputs Next tate T A ' ' tate Enoding X X X X X 2 X 3 X X ' = ' = T A + Copyright 27 Elsevier 3-<34> FM Output Table FM hemati: tate egister Current tate Outputs L A L A L B L B Output Enoding green yellow red L A = L A = L B = L B = Copyright 27 Elsevier 3-<35> ' ' r eset state register Copyright 27 Elsevier 3-<36> 9
10 FM hemati: Next tate Logi FM hemati: Output Logi ' L A ' L A T A ' r eset T A ' r eset L B L B inputs next state logi state register inputs next state logi state register output logi outputs Copyright 27 Elsevier 3-<37> Copyright 27 Elsevier 3-<38> FM Timing iagram FM tate Enoding eset T A ' : : L A: L B: Cyle Cyle 2 Cyle 3 Cyle 4 Cyle 5 Cyle 6 Cyle 7 Cyle 8 Cyle 9 Cyle???????? () () 2 () 3 () () () () () 2 () 3 () () Green () Yellow () ed () Green () ed () Green () Yellow () ed () Binary enoding: i.e., for four states,,,, One-hot enoding One state bit per state Only one state bit is HIGH at one I.e., for four states,,,, equires more flip-flops Often next state and output logi is simpler T eset A TA L A : green L A : yellow L B : red L B : red t (se) 3 2 Copyright 27 Elsevier L A : red L A : red 3-<39> L B : yellow L B : green Copyright 27 Elsevier 3-<4>
11 Moore vs. Mealy FM tate Transition iagrams Alyssa P. Haker has a snail that rawls down a paper tape with s and s on it. The snail smiles whenever the last four digits it has rawled over are. esign Moore and Mealy FMs of the snail s brain. reset Moore FM Mealy FM: ars indiate input/output Mealy FM reset / / / / Copyright 27 Elsevier 3-<4> 2 3 / / / / Copyright 27 Elsevier 3-<42> Moore FM tate Transition Table Moore FM Output Table Current tate Inputs Next tate 2 A ' 2 ' ' tate Enoding Current tate Output 2 Y Y = 2 Copyright 27 Elsevier 3-<43> Copyright 27 Elsevier 3-<44>
12 Mealy FM tate Transition and Output Table Moore FM hemati A Current tate Input Next tate Output A ' ' Y tate Enoding 2 3 Copyright 27 Elsevier 3-<45> 2 ' 2 ' ' eset 2 Copyright 27 Elsevier 3-<46> Y Mealy FM hemati Moore and Mealy Timing iagram A ' Y eset Cyle Cyle 2 Cyle 3 Cyle 4 Cyle 5 Cyle 6 Cyle 7 Cyle 8 Cyle 9 Cyle A Moore Mahine?? ' eset Y Y Mealy Mahine?? Copyright 27 Elsevier 3-<47> Copyright 27 Elsevier 3-<48> 2
13 Fatoring tate Mahines Parade FM Break omplex FMs into smaller interating FMs Example: Modify the traffi light ontroller to have a Parade Mode. The FM reeives two more inputs: P, When P =, it enters Parade Mode and the Bravado Blvd. light stays green. When =, it leaves Parade Mode Unfatored FM Fatored FM P T A P Controller FM Mode FM M L A L B T A Lights FM L A L B Copyright 27 Elsevier 3-<49> Controller FM Copyright 27 Elsevier 3-<5> Unfatored FM tate Transition iagram Fatored FM tate Transition iagram PT A eset L A : green L B : red P PT A PT A P T A P 3 P L A : red L B : yellow P L A : yellow L B : red P P 2 L A : red L B : green P T A T A 4 L A : green L B : red T A 7 L A : red L B : yellow T A 5 L A : yellow L B : red 6 L A : red L B : green eset L A : green L B : red T A T A 3 L A : red L B : yellow M M + Lights FM L A : yellow L B : red 2 L A : red L B : green eset P P M: M: Mode FM Copyright 27 Elsevier 3-<5> Copyright 27 Elsevier 3-<52> 3
14 FM esign Proedure Timing Identify the inputs and outputs keth a state transition diagram Write a state transition table elet state enodings For a Moore mahine: ewrite the state transition table with the seleted state enodings Write the output table For a Mealy mahine: ewrite the ombined state transition and output table with the seleted state enodings Write Boolean equations for the next state and output logi keth the iruit shemati Flip-flop samples at lok edge must be stable when it is sampled imilar il to a photograph, h must tbe stable around the lok edge If is hanging when it is sampled, metastability an our Copyright 27 Elsevier 3-<53> Copyright 27 Elsevier 3-<54> Input Timing Constraints etup time: t setup = time before the lok edge that data must be stable (i.e. not hanging) Hold time: t hold = time after the lok edge that data must be stable Aperture time: t a = time around lok edge that data must be stable (t a = t setup + t hold ) Output Timing Constraints Propagation delay: t pq = time after lok edge that the output is guaranteed to be stable (i.e., to stop hanging) Contamination delay: t q = time after lok edge that might be unstable (i.e., start hanging) t q t pq t setup t hold t Copyright 27 Elsevier a 3-<55> Copyright 27 Elsevier 3-<56> 4
15 ynami isipline The input to a synhronous sequential iruit must be stable during the aperture (setup and hold) time around the lok edge. peifially, the input must be stable at least t setup before the lok edge at least until t hold after the lok edge ynami isipline The delay between registers has a minimum and maximum delay, dependent on the delays of the iruit elements (a) CL 2 2 T 2 (b) Copyright 27 Elsevier 3-<57> Copyright 27 Elsevier 3-<58> etup Time Constraint Hold Time Constraint epends on the maximum delay from register through the ombinational logi to 2 The input to register 2 must be stable at least t setup before the lok edge 2 C L 2 2 T t pq + t pd + t setup T t pd T (t pq + t setup ) t pq t pd t setup epends on the minimum delay from register through the ombinational logi to 2 The input to register 2 must be stable for at least t hold after the lok edge C 2 L 2 2 t q t hold t d t hold < t q + t d t d > t hold -t q Copyright 27 Elsevier 3-<59> Copyright 27 Elsevier 3-<6> 5
16 Timing Analysis A B C X' X Y' Y t pd = 3 x 35 ps = 5 ps p t d = 25 ps etup time onstraint: T ( ) ps = 25 ps f = /T = 4.65 GHz Timing Charateristis per gate t q = 3 ps t pq = 5 ps pq t setup = 6 ps t hold = 7 ps t pd = 35 ps t d = 25 ps Hold time onstraint: t q + t d > t hold? (3 + 25) ps > 7 ps? No! Copyright 27 Elsevier 3-<6> Fixing Hold Time Violation Add buffers to the short paths: Timing Charateristis t q = 3 ps A t pq = 5 ps B C X' X Y' Y t pd = 3 x 35 ps = 5 ps p t d = 2 x 25 ps = 5 ps etup time onstraint: T ( ) ps = 25 ps f = /T = 4.65 GHz per gate pq t setup = 6 ps t hold = 7 ps t pd = 35 ps t d = 25 ps Hold time onstraint: t q + t d > t hold? (3 + 5) ps > 7 ps? Yes! Copyright 27 Elsevier 3-<62> Clok kew etup Time Constraint with Clok kew The lok doesn t arrive at all registers at the same time kew is the differene between two lok edges Examine the worst ase to guarantee that the dynami disipline is not violated for any register many registers in a system! In the worst ase, 2 is earlier than 2 C 2 L T 2 delay C L T t pq + t pd + t setup + t skew t pd T (t pq + t setup + t skew ) t skew 2 2 t pq t pd t setup t skew Copyright 27 Elsevier 3-<63> Copyright 27 Elsevier 3-<64> 6
17 Hold Time Constraint with Clok kew Violating the ynami isipline In the worst ase, 2 is later than 2 C 2 L Asynhronous (for example, user) inputs might violate the dynami disipline t setup t hold 2 2 t q t d 2 t q + t d > t hold + t skew t d > t hold + t skew t q button t aperture Case I Case II t skew t hold Copyright 27 Elsevier 3-<65> Copyright 27 Elsevier 3-<66>??? Case III Metastability Flip-flop Internals Any bistable devie has two stable states and a metastable state between them A flip-flop has two stable states ( and ) and one metastable state If a flip-flop lands in the metastable state, it ould stay there for an undetermined amount of time Beause the flip-flop has feedbak, if is somewhere between and, the ross-oupled gates will eventually drive the output to either rail ( or, depending on whih one it is loser to). N metastable N2 stable stable A signal is onsidered metastable if it hasn t resolved to or If a flip-flopflop input hanges at a random time, the probability that the output is metastable after waiting some time, t, is: P(t res > t) = (T /T ) e -t/τ Copyright 27 Elsevier 3-<67> t res : time to resolve to or T, τ : properties of the iruit Copyright 27 Elsevier 3-<68> 7
18 Metastability Intuitively: T /T desribes the probability that the input hanges at a bad time, i.e., during the aperture time P(t res > t) = (T /T ) e -t/τ τ is a time onstant indiating how fast the flip-flop moves away from the metastable state; it is related to the delay through the ross-oupled gates in the flip-flop P(t res > t) = (T /T ) e -t/τ ynhronizers Asynhronous inputs () are inevitable (user interfaes, systems with different loks interating, et.). The goal of a synhronizer is to make the probability of failure (the output still being metastable) low. A synhronizer annot make the probability of failure. In short, if a flip-flop samples a metastable input, if you wait long enough (t), the output will have resolved to or with high probability. YNC Copyright 27 Elsevier 3-<69> Copyright 27 Elsevier 3-<7> ynhronizer Internals ynhronizer Probability of Failure A synhronizer an be built with two bak-to-bak flip-flops. uppose the input is transitioning when it is sampled by flip-flop, F. The amount of time the internal signal 2 an resolve to a or is (T - t setup ). 2 F T F2 For eah sample, the probability of failure of this synhronizer is: P(failure) = (T /T ) e -(T - t setup )/τ F 2 T F2 2 metastable 2 metastable Copyright 27 Elsevier t t 3-<7> res setup t pq Copyright 27 Elsevier t t 3-<72> res setup t pq 8
19 ynhronizer Mean Time Before Failure If the asynhronous input hanges one per seond, the probability of failure per seond of the synhronizer is simply P(failure). In general, if the input hanges N times per seond, the probability of failure per seond of the synhronizer is: P(failure)/seond = (NT /T ) e -(T -t setup )/τ Thus, the synhronizer fails, on average, /[P(failure)/seond] This is alled the mean time between failures, MTBF: MTBF = /[P(failure)/seond] = (T /NT ) e (T -t setup )/τ Example ynhronizer F 2 F2 uppose: T = /5 MHz = 2 ns τ = 2 ps T = 5 ps t setup = ps N = events per seond What is the probability of failure? MTBF? P(failure) = (5 ps/2 ns) e-(.9 ns)/2 ps = P(failure)/seond = (5.6-6 ) = / seond MTBF = /[P(failure)/seond] 5 hours Copyright 27 Elsevier 3-<73> Copyright 27 Elsevier 3-<74> Parallelism Parallelism efinitions Two types of parallelism: patial parallelism dupliate hardware performs multiple tasks at one Temporal parallelism task is broken into multiple stages also alled pipelining for example, an assembly line ome definitions: Token: A group of inputs proessed to produe a group of outputs Lateny: Time for one token to pass from start to end Throughput: The number of tokens that an be produed per unit time Parallelism inreases throughput. Copyright 27 Elsevier 3-<75> Copyright 27 Elsevier 3-<76> 9
20 Parallelism Example Parallelism Example Ben Bitdiddle is baking ookies to elebrate the installation of his traffi light ontroller. It takes 5 minutes to roll the ookies and 5 minutes to bake them. After finishing one bath he immediately starts the next bath. What is the lateny and throughput if Ben doesn t use parallelism? What is the lateny and throughput if Ben uses parallelism? patial parallelism: Ben asks Allysa P. Haker to help, using her own oven Temporal parallelism: Ben breaks the task into two stages: roll and baking. He uses two trays. While the first bath is baking he rolls the seond bath, and so on. Lateny = = 2 minutes = /3 hour Throughput = tray/ /3 hour = 3 trays/hour Copyright 27 Elsevier 3-<77> Copyright 27 Elsevier 3-<78> patial Parallelism Temporal Parallelism patial Parallelism Tray Tray 2 Tray 3 Tray 4 Lateny: time to first tray Time Ben Ben oll Alyssa Alyssa Ben 2 Ben 2 Bake Alyssa 2 Alyssa 2 Legend Temporal Parallelism Tray Tray 2 Tray 3 Lateny: time to first tray Time Ben Ben Ben 2 Ben 2 Ben 3 Ben 3 Lateny = = 2 minutes = /3 hour Throughput = 2 trays/ /3 hour = 6 trays/hour Lateny = = 2 minutes = /3 hour Throughput = trays/ /4 hour = 4 trays/hour Using both tehniques, the throughput would be 8 trays/hour Copyright 27 Elsevier 3-<79> Copyright 27 Elsevier 3-<8> 2
give sequence to events have memory (short-term) use feedback from output to input to store information
Chapter 3 :: equential Logic esign Chapter 3 :: Topics igital esign and Computer Architecture avid Money Harris and arah L. Harris Introduction Latches and Flip-Flops ynchronous Logic esign Finite tate
More informationDigital Logic & Computer Design CS Professor Dan Moldovan Spring Chapter 3 :: Sequential Logic Design
igital Logic & Computer esign CS 4341 Professor an Moldovan Spring 21 Copyright 27 Elsevier 3- Chapter 3 :: Sequential Logic esign igital esign and Computer Architecture avid Money Harris and Sarah
More informationENGR 303 Introduction to Logic Design Lecture 10. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College
ENG 33 Introduction to Logic esign Lecture r. Chuck Brown Engineering and Computer Information cience Folsom Lake College Outline for Todays Lecture equential Circuits Latches egisters Flip-Flops ENG 33
More informationExercises. 162 CHAPTER THREE Sequential Logic Design
162 CHPTE THEE equential Logic Design Exercises Exercise 3.1 Given the input waveforms shown in Figure 3.61, sketch the output,, of an latch. Figure 3.61 Input waveforms of latch for Exercise 3.1 Exercise
More informationSequential Circuits. Introduction to Digital Logic. Course Outline. Overview. Introduction to Digital Logic. Introduction to Sequential Circuits
Introduction to igital Logic Prof. Nizamettin IN naydin@yildiz.edu.tr naydin@ieee.org ourse Outline. igital omputers, Number ystems, rithmetic Operations, ecimal, lphanumeric, and Gray odes 2. inary Logic,
More informationFundamentals of Computer Systems
Fundamentals of omputer Systems Sequential Logic Martha A. Kim olumbia University Spring 2016 1/1 2/1 Bistable Elements Equivalent circuits; right is more traditional. Two stable states: 0 1 1 0 3/1 S
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationOverview of Chapter 4
Overview of hapter 4 Types of equential ircuits torage Elements Latches Flip-Flops equential ircuit nalysis tate Tables tate iagrams equential ircuit esign pecification ssignment of tate odes Implementation
More information6. Sequential Logic Flip-Flops
ection 6. equential Logic Flip-Flops Page of 5 6. equential Logic Flip-Flops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationASYNCHRONOUS SEQUENTIAL CIRCUIT CONCEPTS
ASYNHRONOUS SEQUENTIAL IRUIT ONEPTS Synchronous ircuit Asynchronous ircuit (a) Synchronous to Asynchronous Asynchronous ircuit Asynchronous Signals Synchronous ircuit (b) Asynchronous to Synchronous Synchronous
More informationChapter 6 Sequential Circuits
Overview Logic and omputer esign Fundamentals hapter 6 equential ircuits Part torage Elements and equential ircuit nalysis pring 4 Part - torage Elements and nalysis Introduction to sequential circuits
More informationChapter 5 Sequential Circuits
Logic and omputer esign Fundamentals hapter 5 Sequential ircuits Part - Storage Elements Part Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks
More informationPage 1. Some Definitions. Chapter 3: Sequential Logic. Sequential Logic. The Combinational Logic Unit. A NOR Gate with a Lumped Delay
3- hapter 3 equential Logic hapter 3: equential Logic 3-2 hapter 3 equential Logic ome efinitions r. Tim McGuire am Houston tate University ased on notes by Miles Murdocca ombinational logic: a digital
More informationECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs
ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Summer 2016 State-Holding Elements Bistable Elements S Latch Latch Positive-Edge-Triggered Flip-Flop Flip-Flop with
More informationProblems with D-Latch
Problems with -Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 State-Holding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More information! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationSequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationTraversing Digital Design. EECS Components and Design Techniques for Digital Systems. Lec 22 Sequential Logic - Advanced
Traversing igital esign EEC 5 - Components and esign Techniques for igital ystems EEC5 wks 6-5 Lec 22 equential Logic - Advanced avid Culler Electrical Engineering and Computer ciences University of California,
More informationSequential Circuits. Sequential Logic. Circuits with Feedback. Simplest Circuits with Feedback. Memory with Cross-coupled Gates.
equential Logic equential Circuits equential Circuits imple circuits with feedback Latches Edge-triggered flip-flops Timing Methodologies Cascading flip-flops for proper operation Clock skew Basic egisters
More information12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback
2/3/2 Overview 2-atches and Flip Flops Text: Unit equential Circuits et/eset atch Flip-Flops ECEG/IC 2 igital Operations and Computations Winter 2 r. ouie 2 equential Circuits equential circuits: Output
More informationBasis of sequential circuits: the R-S latch
equential logic Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements) ynchronous sequential logic state changes occur in lock step
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationALGORITHMS IN HW EECS150 ALGORITHMS IN HW. COMBINATIONAL vs. SEQUENTIAL. Sequential Circuits ALGORITHMS IN HW
LGOITHM HW EEC150 ection 2 Introduction to equential Logic Fall 2001 pproach #2: Combinational divide & conquer a[0] a[1] a[1022] a[1023] MX MX MX 512 + 256 + K+ 1 = 1023 blocks Each MX block has: 64 s;
More informationLogic Design ( Part 3) Sequential Logic (Chapter 3)
o Far: Combinational Logic Logic esign ( Part ) equential Logic (Chapter ) Based on slides McGraw-Hill Additional material 24/25/26 Lewis/Martin Additional material 28 oth Additional material 2 Taylor
More informationLecture 7: Sequential Networks
Lecture 7: Sequential Networks CSE 14: Components and Design Techniques for Digital Systems Spring 214 CK Cheng, Diba Mirza Dept. of Computer Science and Engineering University of California, San Diego
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationUNIT 11 LATCHES AND FLIP-FLOPS
UNIT 11 LATCHE AN FLIP-FLOP pring 2011 Latches and Flip-Flops 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop J-K flip-flop T flip-flop Flip-flops with additional inputs eading
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing q Two-Phase Clocking 2 Sequencing q Combinational logic output depends
More informationComputer Organization and Components
2 Course tructure Computer Organization and Components odule 4: emory Hierarchy odule : esign I5, fall 24 Lecture 2: equential esign F C Ö F2 C Ö2 F7b Lab: dicom F odule 2: C and ssembly Programming ssociate
More informationSequential Circuit Design: Part 1
Sequential ircuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking locked inverters Krish hakrabarty 1 Sequential Logic FFs
More informationCPE/EE 427, CPE 527 VLSI Design I Sequential Circuits. Sequencing
CPE/EE 427, CPE 527 VLSI esign I Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) Combinational
More informationSwitching Circuits & Logic Design
witching Circuits & Logic esign Jie-Hong oland Jiang 江介宏 epartment of Electrical Engineering National Taiwan University Fall 24 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More informationEE 121 June 4, 2002 Digital Design Laboratory Handout #34 CLK
EE 2 June 4, 22 igital esign Laboratory Handout #34 Midterm Examination #2 Solutions Open book, open notes. Time limit: 75 minutes. (2 points) Setup and hold times. The flip-flops below have setup time
More informationCOSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1
COC 243 equential Logic COC 243 (Computer Architecture) Lecture 5 - equential Logic 1 Overview Last Lecture This Lecture equential logic circuits ource: Chapter 11 (10 th edition) Next Lecture Computer
More information11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationMomentary Changes in Outputs. State Machine Signaling. Oscillatory Behavior. Hazards/Glitches. Types of Hazards. Static Hazards
State Machine Signaling Momentary hanges in Outputs Timing ehavior Glitches/hazards and how to avoid them SM Partitioning What to do when the state machine doesn t fit! State Machine Signaling State Machine
More informationA Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips
A Wave-Pipelined On-hip Interonnet Struture for Networks-on-Chips Jiang Xu and Wayne Wolf Dept. of ELE, Prineton University jiangxu@prineton.edu, wolf@prineton.edu Abstrat The paper desribes a strutured
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationP U Q Q*
ECE 27 Learning Outcome 3 - - Practice Exam A LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each question.
More informationNote that none of the above MAY be a VALID ANSWER.
ECE 27 Learning Outcome 3 - - Practice Exam / Solution LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each
More informationP U Q Q*
ECE 27 Learning Outcome 3 - - Practice Exam / Solution LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each
More informationCARLETON UNIVERSITY. The Tug-of-War Game. Player 1 RESET
ARLETON UNIVERSITY Deparment of Electronics ELE 3500 Digital Electronics October 17, 2006. The Tug-of-War Game Rev 11. 1.0 The Game : Overview The players of this game see a row of 7 LEDs represented by
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationWeek 4: Sequential Circuits
Week 4: equential ircuits omething to consider omputer specs use terms like 8 GB of AM and 2.2GHz processors. ú What do these terms mean? AM = andom Access Memory; 8GB = 8 billion ints 2.2 GHz = 2.2 billion
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Lecture material adapted from R. Katz, G. Borriello, Contemporary Logic esign (second edition), Prentice-Hall/Pearson
More informationOutline. CPE/EE 422/522 Advanced Logic Design L03. Review: Clocked D Flip-Flop with Rising-edge Trigger. Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L3 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Buiing Blocks,
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationCS8803: Advanced Digital Design for Embedded Hardware
Copyright 2, 23 M Ciletti 75 STORAGE ELEMENTS: R-S LATCH CS883: Advanced igital esign for Embedded Hardware Storage elements are used to store information in a binary format (e.g. state, data, address,
More informationSupplement 3 Asynchronous Sequential Circuit Concepts
January 999 Supplement 3 Asynchronous Sequential ircuit oncepts EE/omp. Sci. 352 igital System Fundamentals harles R. Kime epartment of Electrical and omputer Engineering University of Wisconsin Madison
More informationLecture 10: Sequential Circuits
Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationChapter 7 Sequential Circuits
Chapter 7 Sequential Circuits Jin-Fu Li Advanced Reliable Systems (ARES) Lab. epartment of Electrical Engineering National Central University Jungli, Taiwan Outline Latches & Registers Sequencing Timing
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More information6.S084 Tutorial Problems L05 Sequential Circuits
Preamble: Sequential Logic Timing 6.S084 Tutorial Problems L05 Sequential Circuits In Lecture 5 we saw that for D flip-flops to work correctly, the flip-flop s input should be stable around the rising
More informationFILTRON DP BUILT IN
FILTR 246 + DP BUILT IN The FILTR 246 bakflushing ontroller designed and manufatured by TALGIL to meet the demands of a low ost easy to use ontroller. The FILTR 246 exists in 3 sizes - with 2, 4 or 6 stations.
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationChapter 11 Latches and Flip-Flops
Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationINTEGRATED CIRCUITS. AN219 A metastability primer Nov 15
INTEGRATED CIRCUITS 1989 Nov 15 INTRODUCTION When using a latch or flip-flop in normal circumstances (i.e., when the device s setup and hold times are not being violated), the outputs will respond to a
More informationModule for Lab #16: Basic Memory Devices
Module for Lab #16: Basic Memory evices evision: November 14, 2004 LAB Overview This lab introduces the concept of electronic memory. Memory circuits store the voltage present on an input signal (LHV or
More informationEE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1
EE 447/547 VLSI esign Lecture 9: Sequential Circuits Sequential circuits 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking Sequential
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationMore Digital Circuits
More Digital Circuits 1 Signals and Waveforms: Showing Time & Grouping 2 Signals and Waveforms: Circuit Delay 2 3 4 5 3 10 0 1 5 13 4 6 3 Sample Debugging Waveform 4 Type of Circuits Synchronous Digital
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationLogic Design IS1200, spring 2015 Review Slides
2 I2, spring 25 Review lides ssociate Professor, KTH Royal Institute of Technology ssistant Research ngineer, University of alifornia, erkeley genda I lides version. I 3 umber ystems (/3) ecimal and inary
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationECE 3401 Lecture 12. Sequential Circuits (II)
EE 34 Lecture 2 Sequential ircuits (II) Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationDigital Logic Design ENEE x. Lecture 19
Digital Logic Design ENEE 244-010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) Master-Slave Flip-Flops (6.4) This time: Edge-Triggered Flip-Flops
More informationAIM: To study and verify the truth table of logic gates
EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationSynchronous Sequential Logic
Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing
More informationKeeping The Clock Pure. Making The Impurities Digestible
Keeping The lock Pure or alternately Making The Impurities igestible Timing is everything. ig ir p. 99 Revised; January 13, 2005 Slide 0 arleton University Vitesse igital ircuits p. 100 Revised; January
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationChapter 5 Sequential Systems. Introduction
hapter 5 Seuential Systems Latches and Flip-flops Synchronous ounter synchronous ounter 7822 igital Logic esign @epartment of omputer Engineering U. Introduction Up to now everything has been combinational
More information