... clk. 10 Registers and counters
|
|
- Pierce McBride
- 6 years ago
- Views:
Transcription
1 igitl Logic/esig. L. 10 My 2, Registers d couters 10.1 Registers The simplest -bit register is collectio of flip-flops triggered by commo clock. I wou prefer to cll it just -bit flip-flop, sice it performs oly lod opertio o ech risig edge of the clock. d 1 d 1 d0... q 1 q 1 d q The simplest -bit register shou perform t lest two opertios lod d ho This c be implemeted i two wys: blockig/gtig the clock (typiclly bd ide for umber of resos) ddig iput multiplexer. gted clock: gc ho lod gc d q ho lod A.P. Ppliński 10 1 igitl Logic/esig. L. 10 My 2, A -bit prllel lod register Lod I 0 I 1 I 2 A 0 A 1 A 2 = 1 0 d p q q A 3 I 3 lock 2002 Pretice Hll, Ic. M. Morris Mo IGITAL ESIGN, 3e. Fig Bit Register with Prllel Lod The opertio tble of the -bit register with prllel lod: The timig digrm: lod ho lod lod opertio 0 q <= q ho 1 q <= lod A.P. Ppliński 10 2
2 igitl Logic/esig. L. 10 My 2, 2006 The VHL rchitecture cosists of three cocurret sttemets describig the iput multiplexer, the flip-flop process d ssigmet of iterl outputs from the flip-flops to the output port: LIBRARY ieee; USE ieee.std_logic_1164.ll; USE ieee.std_logic_rith.ll; ENTITY plreg IS GENERI ( N : iteger :=4 ) ; PORT (, : IN std_logic ; A : IN std_logic_vector(n-1 dowto 0) ; : OUT std_logic_vector(n-1 dowto 0) ) ; EN ENTITY plreg; ARHITETURE rtl OF plreg IS SIGNAL P, : std_logic_vector(a RANGE) ; -- the iput multiplexer: <= A WHEN = 1 ELSE P ; -- iterl sigl o output port <= P ; -- the flip-flop process PROESS () IF EVENT AN = 1 THEN P <= ; EN IF ; EN PROESS ; EN rtl ; A.P. Ppliński 10 3 igitl Logic/esig. L. 10 My 2, A simple shift register I geerl, shift register llows the biry words stored i the register to be shifted left or right by oe positio, with dditiol bit beig shifted i. The simplest shift register performs oly oe opertio, sy shift-right, t ech risig edge of the clock, tht c be described s (4-bit register hs bee ssumed): s q 3 q 2 q 1 s3 s shr q <= shr(s, q), or (q 3, q 2, q 1, ) <= (s, q 3, g 2, q 1 ), or q[3 : 0] <= (s, q[3 : 1]) Fig Bit Shift Register The timig digrm illustrte how 4-bit biry word (0, 1, 0, 1) preseted bit-by-bit t the seril s iput s hs bee shifted ito the register durig q the four cosecutive risig edges of the clock. q Pretice Hll, Ic. Such opertio c be referred to s seril M. Morris Mo q 1 0 IGITAL ESIGN, 3e lod. 1 Seril iput LK SI SO Seril output A.P. Ppliński 10 4
3 igitl Logic/esig. L. 10 My 2, A bi-directiol shift register A bidirectiol shift register c be cosidered s the most typicl sequetil compoet. The register performs both shift-right d shift-left opertios d i dditio lod d ho opertios. Opertio to be performed is selected by 2-bit opcode word. Note tht we hve three types of sigls: dt (e.g. A, ), cotrol sigls, (op), d sychroizig (clockig) sigl (clock). sn op[1:0] shreg [3:0] s0 Specifictio of the register is give i the form of the followig fuctio tble (4-bit structure is ssumed): As usul, opertios re performed o the risig edge of the clock. Note tht there re two sigle-bit seril iputs, sn d s0 from which the bits re shifted i o the vcted positio durig the respective shift opertio. Shift register, op opertio 0 ho 1 (sn, [3:1]) shiftr 2 ([2:0], s0) shiftl 3 A lod A.P. Ppliński 10 5 igitl Logic/esig. L. 10 My 2, 2006 s0 sn The iterl structure of the register cosists of two mi prts: set of N = 4 edge-triggered flip-flops with outputs P ideticl to the port sigls, d iputs, i. The flip-flops esure the positive-edge sesitivity, op[1:0] Multiplexer 0 4-bit 4-to-1 iput multiplexer which effectively implemets opertios s specified i the fuctio tble, selectig pproprite sigls to be loded ito the flip-flops. Timig digrm: i[3:0] Flip Flops P[3:0] op lod shr shr ho shl shl 2 [3:0] sn A 5 6 s0 U 5 A (1010) (1101) B (1011) 7 A.P. Ppliński 10 6
4 igitl Logic/esig. L. 10 My 2, 2006 VHL code follows from the specifictio give i the blockdigrm d the opertio tble. Two versio of the code differs i the wy the multiplexer is specified. ARHITETURE rtla OF shreg IS SIGNAL P, i : std_logic_vector(a RANGE) ; ONSTANT op : std_logic_vector(op RANGE) := "00" ; ONSTANT shr : std_logic_vector(op RANGE) := "01" ; ONSTANT shl : std_logic_vector(op RANGE) := "10" ; ONSTANT d : std_logic_vector(op RANGE) := "11" ; --- op rge must be sttic eg. (1 dowto 0) WITH op SELET i <= P WHEN op, sn & P(P LEFT dowto 1) WHEN shr, P(P LEFT-1 dowto 0) & s0 WHEN shl, A WHEN OTHERS ; LIBRARY ieee; USE ieee.std_logic_1164.ll ; USE ieee.std_logic_rith.ll; ENTITY shreg IS GENERI ( N : iteger := 4 ; M : iteger := 2 ) ; PORT (, sn, s0 : IN std_logic ; op : IN std_logic_vector(m-1 dowto 0) ; A : IN std_logic_vector(n-1 dowto 0) ; : OUT std_logic_vector(n-1 dowto 0) ) ; EN shreg ; ARHITETURE rtlb OF shreg IS SIGNAL P, i : std_logic_vector(a RANGE) ; TYPE rrvec IS ARRAY (turl rge <>) OF std_logic_vector(a RANGE) ; SIGNAL YMUX : rrvec(0 to 2**M-1) ; YMUX <= ( P, sn & P(P LEFT dowto 1), P(P LEFT-1 dowto 0) & s0, A ); i <= YMUX(cov_iteger(usiged(op))) ; -- flip-flop process PROESS () IF EVENT AN = 1 THEN P <= i ; EN IF ; EN PROESS ; <= P ; EN rtla ; EN rtlb ; A.P. Ppliński 10 7 igitl Logic/esig. L. 10 My 2, 2006 Both codes re similr d cosists of three cocurret sttemets: oe for multiplexer, oe for flip-flops P d the oe which ssigs iterl sigl P to output port sigl. I the rtla rchitecture we hve specified memoic mes of costts, which icreses code redbility. The selected sigl ssigmet expressio is bit more limited becuse the select sigl size must be sttic. I the rtlb rchitecture, the multiplexer is specified s rry (tble) of 2 m -bit words. The words i the rry re equivlet to the multiplexer iputs. The opcode op selects the -bit word from the rry A.P. Ppliński 10 8
5 igitl Logic/esig. L. 10 My 2, 2006 Figure 6-4: Seril Trsfer from Register A to Register B from Mo osider bi-directiol seril trsfer of dt iscuss tri-stte lie driver. A.P. Ppliński 10 9 igitl Logic/esig. L. 10 My 2, outers outers re sequetil circuits tht icremet or decremet biry umber stored i the flip-flops i respose to the risig edge of the clock. The me couter is used rther th icremeter/decremeter becuse i the first pplictio of the couters ws coutig the umber of pulses comig to its clock iput A ripple couter The simplest couter, kow s ripple couter, is bui from simplified T flip-flops hvig oly the clock iput, tht is, the toggle iput is lwys o, T = 1. q 3 Tff R q 2 Tff R q1 Tff R Tff R rst Note tht the flip-flops toggle o the fllig edge of the clock. I dditio the reset sigl rst sets the iitil stge of the flip-flops to q = (0000) Timig digrm demostrte the dely problem ssocited with the ripple couter. The chge of the sttes does ot occur strictly o the clock edge, but there is growig dely betwee stges. q 1 q A.P. Ppliński 10 10
6 igitl Logic/esig. L. 10 My 2, Sychroous couter The bsic sychroous couter is improvemet o the ripple couter d is typiclly bui from the stdrd T flip-flops R T R T R T R T c The q i flip-flop is toggled oly whe the previous flip-flop q i 1 = 1 All flip-flops toggle sychroously o the risig edge of the clock. rst rst q 3 q 2 couter q[3:0] c q 1 Timig digrm: q 1 q 2 There re three feture tht c be dded to the bove couter: We might wt to strt coutig from set umber rther th from zero A sigl tht idictes tht the fil stge q = 2 1 hs bee reched. We might wt to cout both up d dow. A.P. Ppliński igitl Logic/esig. L. 10 My 2, Uiversl up-dow couter The uiversl up-dow couter performs four opertios ho, lod, cout up (icremet) d cout dow (decremet) Opertios re selected by 2-bit opcode word op[1:0]. I dditio sigl cr idicted the mximum (ll oes) or miimum (ll zeroes) couter cotets depedig o the directio of coutig. The bove descriptio is formlized by the followig opertio tble: As usul, opertios r performed o the risig edge of the clock. For the ho d lod opertios cr hs do t cre vlue. cr op[1:0] udt [3:0] Up-dow couter op opertio cr 0 ho 1 A lod ic = mx 3 1 dcr = mi A.P. Ppliński 10 12
7 igitl Logic/esig. L. 10 My 2, 2006 Such uiversl couter is implemeted usig flip-flops to store dt d pproprite excittio circuit. The first implemettio of the excittio circuit c cosist of 4-to-1 -bit multiplexer proceeded by combitiol icremeter d decremeter. cr IN E op[1:0] Multiplexer i[3:0] Flip Flops 0 P[3:0] [3:0] A.P. Ppliński igitl Logic/esig. L. 10 My 2, 2006 A possible VHL descriptio closely follows the block digrm I order to be ble to use simple rithmetic sttemets to describe icremet/decremet opertios, the relevt sigls re specified s beig of the usiged type Fort the usiged sigls we c write sttemets like Y <= P ± 1 Implemettio of the multiplexer is ideticl to tht discussed for the uiversl shift register. Note tht the rchitecture rtl does ot specify detils of the implemettio of the icremet/decremet circuits levig these detils to the sythesizer to decide. -- pp, up-dow couter LIBRARY ieee; USE ieee.std_logic_1164.ll ; USE ieee.std_logic_rith.ll; ENTITY udt IS GENERI ( N : iteger := 4 ; M : iteger := 2) ; PORT ( : IN std_logic ; op : IN std_logic_vector(m-1 dowto 0) ; A : IN std_logic_vector(n-1 dowto 0) ; : OUT std_logic_vector(n-1 dowto 0) ; cr : OUT std_logic ) ; EN udt ; ARHITETURE rtl OF udt IS SIGNAL AA, P, i : usiged(a RANGE) ; TYPE rrvec IS ARRAY (turl rge <>) OF usiged(a RANGE) ; SIGNAL YMUX : rrvec(0 to 2**M-1) ; AA <= usiged(a) ; YMUX <= (P, AA, P + 1, P - 1) ; -- multiplexer i <= YMUX(cov_iteger(usiged(op))) ; cr <= 1 WHEN ((op(0) = 0 ) AN (P = 2**N-1)) OR ((op(0) = 1 ) AN (P = 0)) ELSE 0 ; -- flip-flop process PROESS WAIT UNTIL EVENT AN = 1 ; P <= i ; EN PROESS ; <= std_logic_vector(p) ; EN rtl ; A.P. Ppliński 10 14
8 igitl Logic/esig. L. 10 My 2, 2006 Simultio wveforms for the uiversl up-dow couter re show below: /udct/ /udct/op /udct/ 12 9 /udct/q X /udct/cr Etity: udct Architecture: rtl Ispect the wveforms d verify tht ll opertios re performed s specified i the couter opertio tble. A.P. Ppliński igitl Logic/esig. L. 10 My 2, 2006 I this rchitecture of the up-dow couter we specify detils of implemettio of the icremeter/decremeter circuit. Followig cosidertios from sec. 7.2 we observe tht iput d output sigls of the icremeter d decremeter re relted through the followig rithmetic equlities: Icremeter: ecremeter: c + p = 2 d + y c + p = 2 d + y If we deote by d sigl to cout dow, the the rithmetic equlities result i the followig logic equtios: y = p c d = c (d p) c i+1 d d d p i p c c i The 1-bit icremet/decremet compoet c be ow coected ito -bit compoet s discussed i sec The iitil crry c 0 must be set up to 1 for icremet d to 0 for decremet opertio. Otherwise the output will be equl to iput. We c use this property to implemet the ho opertio. c P[ 1:0] ic/dec/ho Y[ 1:0] y y i c 0 d A.P. Ppliński 10 16
9 igitl Logic/esig. L. 10 My 2, 2006 If we use the followig icremet/decremet circuit, the excittio circuits for the uiversl up-dow couter c be much simplified: From the followig truth tble we c specify the required cotrol sigls: op op 1 op 0 cd c 0 ho lod 0 1 ic dec cd = op 0 c 0 = op 1 op 0 = op 1 op 0 The modified VHL rchitecture c be writte i the followig wy ( flip-flops hs bee omitted): P[3:0] Y[3:0] cr c0 ic/dec/ho cd 0 1 i[3:0] ARHITETURE rtlb OF udt IS SIGNAL P, Y, i : std_logic_vector(a RANGE) ; SIGNAL c : std_logic_vector(n dowto 0) ; c(0) <= op(1) ; grt: FOR i IN 0 TO N-1 GENERATE -- IN/E Y(i) <= P(i) XOR c(i) ; c(i+1) <= c(i) AN (op(0) XOR P(i)) ; EN GENERATE grt ; cr <= c(n) ; i <= A WHEN op = "01" ELSE Y ; -- flip-flop process EN rtlb ; A.P. Ppliński 10 17
Read Only Memory (ROM)
ECE 545 igital System esig with VHL Lecture A igital Logic Reresher Part A Combiatioal Logic Buildig Blocks Cot. Problem 2 What is a size o ROM with a 4-bit address iput ad a 8-bit data output? What is
More informationChapter 7 Registers and Register Transfers
Logic ad Computer Desig Fudametals Chapter 7 Registers ad Register Trasfers Part 2 Couters, Register Cells, Buses, & Serial Operatios Charles Kime & Thomas Kamiski 28 Pearso Educatio, Ic (Hyperliks are
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More information~~ 7/'1.J DATE COURSE OUTLINE PROGRAM: ELECTRONIC/ELECTRICAL/COMPUTER TECHNICIAN SEMESTER: DATE: JANUARY 1993 DATE
SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE./ COURSE NAME: DIGITAL ELECTRONICS : ELN-1S7 PROGRAM: ELECTRONIC/ELECTRICAL/COMPUTER TECHNICIAN SEMESTER: TWO DATE: JANUARY
More informationECE 3401 Lecture 11. Sequential Circuits
EE 3401 Lecture 11 Sequential ircuits Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationEE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures
EE260: igital esig, prig 208 4/3/8 EE 260: Itroductio to igital esig equetial Logic Elemets ao Zheg epartmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa equetial ircuits ombiatioal Logic: Output
More informationDIGITAL SYSTEM DESIGN
DIGITAL SYSTEM DESIGN Buildig Block Circuit Rather tha buildig ytem at the gate level, ofte digital ytem are cotructed from higher level, but till baic, buildig block circuit. Multiplexer, decoder, flip-flop,
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationChapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationLogistics We are here. If you cannot login to MarkUs, me your UTORID and name.
Logistics We are here 8 Week If you caot logi to arkus, email me your UTORID ad ame. heck lab marks o arkus, if it s recorded wrog, cotact Larry withi a week after the lab. Quiz average: 8% Assembly Laguage
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationCPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationFE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1
FE REVIEW LOGIC The AD gate f A, B AB The AD gates output will achieve its active state, ACTIVE HIGH, when BOTH of its inputs achieve their active state, ACTIVE E HIGH. A B AB f ( A, B) AB m (3) The OR
More informationHDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer
1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationECE 3401 Lecture 12. Sequential Circuits (II)
EE 34 Lecture 2 Sequential ircuits (II) Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flip-flops Registers and counters ircuit and System Timing Sequential
More informationChapter 11 Latches and Flip-Flops
Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the
More informationImage Intensifier Reference Manual
Image Itesifier Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationFigure 1 Block diagram of a 4-bit binary counter
Lab 3: Four-Bit Binary Counter EE-459/500 HDL Based Digital Design with Programmable Logic Electrical Engineering Department, University at Buffalo Last update: Cristinel Ababei, August 2012 1. Objective
More informationBefore Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.
Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite
More informationEng. Mohammed Samara. Fall The Islamic University of Gaza. Faculty of Engineering. Computer Engineering Department
Fall 2011 The Islamic University of Gaza Faculty of Engineering Computer Engineering Department ECOM 4111 - Digital Systems Design Lab Lab 7: Prepared By: Eng. Mohammed Samara Introduction: A counter is
More informationMullard INDUCTOR POT CORE EQUIVALENTS LIST. Mullard Limited, Mullard House, Torrington Place, London Wel 7HD. Telephone:
Mullard INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited, Mullard House, Torrigto Place, Lodo Wel 7HD. Telephoe: 01-580 6633 INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited have bee maufacturig ferrite
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationRegisters, Register Transfers and Counters Dr. Fethullah Karabiber
36 OMPUTER HARWARE Registers, Register Transfers and ounters r. Fethullah Karabiber Overview 2 Registers, Microoperations and Implementations Registers and load enable Register transfer operations Microoperations
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationPolychrome Devices Reference Manual
Polychrome Devices Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationExercise 2: D-Type Flip-Flop
Flip-Flops Digital Logic Fundamentals Exercise 2: D-Type Flip-Flop EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the characteristics of a D-type results with an
More informationFlip-flop and Registers
ECE 322 Digital Design with VHDL Flip-flop and Registers Lecture Textbook References n Sequential Logic Review Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, 2 nd or
More informationFlip-Flops and Registers
The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning. Flip-Flops and
More informationBISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39
BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39 Objectives: Students should be able to Thursday 21 st January 2016 @ 10:45 am Module
More informationECE 263 Digital Systems, Fall 2015
ECE 263 Digital Systems, Fall 2015 REVIEW: FINALS MEMORY ROM, PROM, EPROM, EEPROM, FLASH RAM, DRAM, SRAM Design of a memory cell 1. Draw circuits and write 2 differences and 2 similarities between DRAM
More informationOutputs Combinational circuit. Next state. Fig. 4-1 Block Diagram of a Sequential Circuit
4- Inputs Outputs ombinational circuit Next state Storage elements Present state Fig. 4- Block Diagram of a Sequential ircuit 2 Prentice Hall, Inc. 4-2 (a) t pd (b) t pd 2 t pd (d) 2 t pd (c) t pd Fig.
More informationSynchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic
Synchronous igital Logic Systems Review of igital Logic Prof. Stephen. Edwards Raw materials: MOS transistors and wires on Is Wires are excellent conveyors of voltage Little leakage Fast, but not instantaneous
More informationECE 545 Digital System Design with VHDL Lecture 2. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture 2 igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationSlide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.
Slide Flip-Flops Cross-NOR SR flip-flop Reset Set Cross-NAND SR flip-flop Reset Set S R reset set not used S R not used reset set 6.7 Digital ogic Slide 2 Clocked evel-triggered NAND SR Flip-Flop S R SR
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using
More informationPart II: Derivation of the rules of voice-leading. The Goal. Some Abbreviations
Presetatio by Aaro Yag Huro: Toe ad Voice Part II Toe ad Voice: A Derivatio of the Rules of Voice-Leadig from Perceptual Priciples Part II: Derivatio of the rules of voice-leadig By David Huro Presetatio
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops
Introduction to igital Logic Missouri S&T University CPE 2210 Flip-Flops Egemen K. Çetinkaya Egemen K. Çetinkaya epartment of Electrical & Computer Engineering Missouri University of Science and Technology
More informationL-CBF: A Low-Power, Fast Counting Bloom Filter Architecture
L-CBF: A Low-Power, Fast Coutig Bloom Filter Architecture Elham Safi, Adreas Moshovos, ad Adreas Veeris Electrical ad Computer Egieerig Departmet Uiversity of Toroto {elham, moshovos, veeris@eecg.utoroto.ca}
More informationCSC Computer Architecture and Organization
S 37 - omputer Architecture and Organization Lecture 6: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store n
More informationNORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE
NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217
More informationDepartment of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
More informationA.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT
.R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationAnswers to Exercise 3.3 (p. 76)
Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationECE 545 Digital System Design with VHDL Lecture 1B. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture B igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationICM7228AIPI Sequential Common Anode -40 to Ld PDIP E28.6. ICM7228BIPI Sequential Common Cathode -40 to Ld PDIP E28.6
ICM22 May 22 -Digit, Microprocessor- Compatible, LED Display Decoder Driver Features Improved 2nd Source to Maxim ICM2 Fast Write Access Time of 2ns Multiple Microprocessor Compatible Versions Hexadecimal,
More informationLine numbering and synchronization in digital HDTV systems
Lie umberig ad sychroizatio i digital HDTV systems D. (VURT) I cotrast to aalogue televisio systems where lie umberig is covetioally liked to the vertical sychroizatio, digital televisio offers the possibility
More informationPitch I. I. Lesson 1 : Staff
Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITL TECHNICS Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 10. LECTURE (LOGIC CIRCUITS, PRT 2): MOS DIGITL CIRCUITS II 2016/2017 10. LECTURE: MOS DIGITL CIRCUITS II 1.
More informationECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationFeedback Sequential Circuits
Feedback Sequential Circuits sequential circuit output depends on 1. current inputs 2. past sequence of inputs current state feedback sequential circuit uses ordinary gates and feedback loops to create
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationCODE GENERATION FOR WIDEBAND CDMA
ST JOURAL OF SYSTEM RESEARCH - VOL1 - UMBER 1 CODE GEERATIO FOR WIDEBAD CDMA Daiele Lo Iacoo Ettore Messia Giuseppe Avelloe Agostio Galluzzo Fracesco Pappalardo STMicroelectroics This paper presets a overview
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationLaboratory Exercise 3
Laboratory Exercise 3 Latches, Flip-flops, and egisters The purpose of this exercise is to investigate latches, flip-flops, and registers. Part I Altera FPGAs include flip-flops that are available for
More informationDigital Fundamentals
igital Fundamentals Tenth Edition Floyd Chapter 7 Modified by Yuttapong Jiraraksopakun Floyd, igital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Summary Latches A latch is a temporary
More informationCS/EE Homework 6
CS/EE 260 - Homework 6 Due 3/16/2000 1. Use VHDL to design the 4 bit arithmetic unit specified in problem 4 of homework 5 (you may borrow from the posted solution, if you wish). Use a dataflow description
More informationDescription. ICM7228AIPI Sequential Common Anode -40 to Ld PDIP E28.6. ICM7228BIPI Sequential Common Cathode -40 to Ld PDIP E28.
ICM22 August 99 -Digit, Microprocessor- Compatible, LED Display Decoder Driver Features Improved 2nd Source to Maxim ICM2 Fast Write Access Time of 200ns Multiple Microprocessor Compatible Versions Hexadecimal,
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationINPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER
APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More information8825E/8825R/8830E/8831E SERIES
FETURES IDC for 0.635mm flat ribbo cable (#30 WG, Straded) Highly reliable 2 poit coectio Low isertio ad withdrawal force Oe-Touch lockig ejector system Pateted ribbo cable cotact desig protects agaist
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationUniversidad Carlos III de Madrid Digital Electronics Exercises
1. Complete the chronogram for the circuit given in the figure. inst7 NOT A INPUT VCC AND2 inst5 DFF D PRN Q CLRN inst XOR inst2 TFF PRN T Q CLRN inst8 OUTPUT OUTPUT Q Q1 CLK INPUT VCC CLEARN INPUT VCC
More informationA Combined Combinational-Sequential System
A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter
More informationRegisters and Counters
Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationDev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationLogic Design IS1200, spring 2015 Review Slides
2 I2, spring 25 Review lides ssociate Professor, KTH Royal Institute of Technology ssistant Research ngineer, University of alifornia, erkeley genda I lides version. I 3 umber ystems (/3) ecimal and inary
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationIntroduction to Sequential Logic Circuits (Class /16/12)
Introduction to Sequential ogic Circuits (Class 8.1 10/16/12) CSE 2441 Introduction to igital ogic Fall 2012 Instructor Bill Carroll, Professor of CSE Sequential circuit models Block diagram State diagrams
More informationNIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY.
NIIT Logotype The NIIT logotype is always preseted i a fixed cofiguratio. The desig of the logotype is based o a typeface called Egyptia. The letters N I I T has bee specially desiged ad letter-spaced.
More informationTopic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge
Topic 1.3.2 -type Flip-flops. Learning Objectives: At the end of this topic you will be able to; raw a timing diagram to illustrate the significance of edge triggering; raw a timing diagram to illustrate
More informationMidterm Exam 15 points total. March 28, 2011
Midterm Exam 15 points total March 28, 2011 Part I Analytical Problems 1. (1.5 points) A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary
More informationCS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee
CS/ECE 25: Computer Architecture Basics of Logic esign: ALU, Storage, Tristate Benjamin Lee Slides based on those from Alvin Lebeck, aniel, Andrew Hilton, Amir Roth, Gershon Kedem Homework #3 ue Mar 7,
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationDigital Systems Laboratory 3 Counters & Registers Time 4 hours
Digital Systems Laboratory 3 Counters & Registers Time 4 hours Aim: To investigate the counters and registers constructed from flip-flops. Introduction: In the previous module, you have learnt D, S-R,
More informationPIANO SYLLABUS SPECIFICATION. Also suitable for Keyboards Edition
PIANO SYLLABUS SPECIFICATION Also suitable for Keyboards 2016 Editio Piao Syllabus Specificatio 2016 Editio Rockschool Performace Arts Awards Vocatioal Qualificatios Ackowledgemets Syllabus Syllabus writte
More informationChapter 9 Counters. Clock Edge Output Q 2 Q 1 Q
hapter 9 ounters 9. Introduction ounters are devices which have a LOK input and produce n outputs. ounters consist of flip-flops connected together in specific ways such that on each clock edge the output
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationICM Digit µp Compatible LED Display Decoder Driver. Features. Description. Applications. Ordering Information.
SEMICODUCTOR ICM22 December 993 Features Improved 2nd Source to Maxim ICM2 Fast Write Access Time of 200ns Multiple Microprocessor Compatible Versions Hexadecimal, Code B and o Decode Modes Individual
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationLogic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 5 Fall 25 R. H. Katz SOLUTIONS Problem Set #3: Combinational and Sequential Logic
More information